Received 1 November 2021; revised 16 December 2021; accepted 11 January 2022. Date of publication 18 January 2022; date of current version 16 June 2022. The review of this article was arranged by Editor F. J. Guarin.

Digital Object Identifier 10.1109/JEDS.2022.3144028

# **TCAD Evaluation of the Active Substrate Bias** Effect on the Charge Transport of Ω-Gate Nanowire MOS Transistors With Ultra-Thin BOX

F. E. BERGAMASCHI<sup>®</sup> (Graduate Student Member, IEEE), AND M. A. PAVANELLO<sup>®</sup> (Senior Member, IEEE)

Department of Electrical Engineering, Centro Universitário FEI, São Bernardo do Campo 9850-901, Brazil

CORRESPONDING AUTHOR: F. E. BERGAMASCHI (e-mail: flavioe.b@hotmail.com)

This work was supported in part by CNPq under Grant 307383/2017-2; in part by CAPES (Coordenação de Aperfeiçoamento de Pessoal de Nível Superior Brasil (CAPES)—Finance Code 001); and in part by the São Paulo Research Foundation (FAPESP) under Grant 2019/15500-5.

**ABSTRACT** This work presents an analysis of the application of active substrate bias (or back bias) on the charge transport properties of n-type  $\Omega$ -gate SOI nanowire MOS transistors with thin buried oxide (BOX) and variable fin width. Additionally, the influence of back bias on the electrical parameters of these devices is also investigated through DC parameters such as on-to-off-state current ratio and DIBL. The evaluation is conducted by 3D TCAD simulations calibrated with experimental data. The application of negative back bias on nMOS transistors not only shifts the threshold voltage, but also causes mobility degradation due to the negative potential on the channel pushing the charges against the gate oxide interface. On the other hand, when positive back bias is applied, despite the mobility improvement allowed by the back channel's superior mobility and the front channel's less compacted inversion layer, at higher substrate bias levels, a strong mobility degradation is observed in the back channel due to the substrate's high electric field, resulting in reduction of the channel's overall effective mobility. The application of positive substrate bias degrades the subthreshold slope, leading to smaller on-to-off-state current ratio, as well as the reduced control of channel charges by the gate electrode worsens the DIBL.

**INDEX TERMS** Mobility, nanowire MOS transistors, substrate bias, thin BOX.

### I. INTRODUCTION

In search of solutions for the performance and fabrication limits imposed by the scaling of the planar MOS technology, the interest for three-dimensional devices has, since their conception, been high as the semiconductor industry and the scientific community work together to keep up with the predictions made by Moore [1]. The use of multiple-gate transistors such as the FinFET in modern applications is nothing new as foundries recognize its potential and have since been taking advantage of the improved electrical performance allowed by the reduced cross-section dimensions and increased current drive of these devices.

The strong immunity to short-channel effects achieved by the electrostatic coupling of double and triple-gate FinFETs with smaller cross-section dimensions, especially in association with the SOI (Silicon-On-Insulator) technology, propitiates the reduction of fin width ( $W_{FIN}$ ) and fin height ( $H_{FIN}$ ) down to a decade of nanometers. Such devices have since been classified as nanowire MOS transistors [2], [3]. The enhanced electrical performance of nanowires is evidenced by the improved threshold voltage ( $V_{TH}$ ) and subthreshold slope (S), as well as lower off-state current ( $I_{OFF}$ ) and higher on-state current ( $I_{ON}$ ) [4].

Another technological improvement that has been thriving in nanoelectronics applications recently is achieved by the reduction of the buried oxide (BOX) layer's thickness, with devices such as the UTBB (Ultra-Thin Body and BOX) receiving more attention and the use of thin BOX layers, in the order of 25nm, becoming a suitable option for ultra-scaled planar SOI transistors [5], [6]. This feature is convenient for the application of the active substrate biasing (or back biasing) technique, generally used for threshold voltage control [7]. In addition, other parameters can be affected when a device is under back biasing conditions,



FIGURE 1. Cross-sectional (A) and top view (B) two-dimensional cuts of the simulated Ω-gate SOI nanowire MOSFET structure with fin width of 12nm.

being verified in analog aspects such as voltage gain and output conductance [8], but also in the carrier mobility of FDSOI devices [9]–[12] and  $\Omega$ -gate nanowires [13], [14], with both favorable and unfavorable results to the mobility.

By combining the benefits of the nanowire geometry and the UTBB properties, the purpose of this paper is to investigate through a simulated environment the impact of substrate biasing in the effective mobility and in the performance of ntype  $\Omega$ -gate nanowire MOS transistors with ultra-thin BOX layer for a wide range of negative and positive back bias (V<sub>B</sub>). The study is carried over through calibrated 3D TCAD simulations [15] with experimental data.

#### **II. DEVICE CHARACTERISTICS AND SIMULATION SETUP**

The simulated structure of  $\Omega$ -gate SOI nanowires were based on equivalent devices fabricated at CEA-Leti from 300mm (100) SOI wafers with buried oxide thickness (t<sub>BOX</sub>) of 145nm [4], presenting similar architecture and geometrical characteristics, with exception of the t<sub>BOX</sub> which was reduced by a factor of 10 to perform simulations with thin BOX. The geometrical aspects of the devices are 10nm fin height and a gate stack composed of 2.3nm HfSiON and 5nm TiN, with an effective oxide thickness (EOT) of 1.2nm. For the mobility analysis devices with long channel (L = 10µm) were simulated. For the performance evaluation channel length was reduced to 40nm. The devices present W<sub>FIN</sub> of 12, 17 and 22nm and BOX thickness of 14.5nm. Fig. 1 shows crosssectional and top view cuts of the simulated structure for the nanowire with W<sub>FIN</sub> of 12nm.

To improve the accuracy of the simulations, adjustment of the physical model parameters was performed by comparing the results to experimental data from the devices with thick BOX, using an equivalent simulation structure with the same t<sub>BOX</sub> of 145nm. Fig. 2 shows the experimental and simulated I<sub>DS</sub>-V<sub>GS</sub> curves for the nanowires with t<sub>BOX</sub> of 145nm and W<sub>FIN</sub> of 12nm with V<sub>B</sub> varying from 0 to 100V while Fig. 3 presents the results comparing the experimental and simulated effective mobility variation with back bias in relation to mobility at V<sub>B</sub> = 0 ( $\Delta \mu_{eff}$ ) after the parameter adjustment. In order to extract the mobility using the Split-CV method [16], simulations of drain current (I<sub>DS</sub>) vs. gate voltage (V<sub>GS</sub>) and gate-to-channel capacitance (C<sub>GC</sub>) vs. V<sub>GS</sub> curves at low drain bias (V<sub>DS</sub> = 40mV) were



FIGURE 2. Measured and simulated drain current as a function of V<sub>GS</sub> for n-type  $\Omega$ -gate SOI nanowires with t<sub>BOX</sub> of 145nm and W<sub>FIN</sub> of 12nm.



FIGURE 3. Experimental and simulated effective mobility variation as a function of V<sub>B</sub> for n-type  $\Omega$ -gate SOI nanowires with t<sub>BOX</sub> of 145nm and W<sub>FIN</sub> of 12, 17 and 22nm.

performed, with substrate bias (V<sub>B</sub>) ranging from -10 to 10V with a 2V step. The physical models included in the simulations account for the mobility degradation with perpendicular and parallel electric fields, differentiation of the crystalline orientation, saturation velocity, carrier generation and recombination with doping dependent lifetime and bandgap narrowing. Since the devices present highly scaled dimensions, quantum confinement is accounted for by the Density Gradient Quantization model. The results of Figs. 2 and 3 show good agreement between experimental and simulated data. From the results of extracted mobility as a function of V<sub>B</sub> (Fig. 3) one can see that the simulated data undermines the substrate bias influence on  $\Delta \mu_{eff}$  for the wider W<sub>FIN</sub> device, which does not affect the analysis carried-out in this work.

#### **III. RESULTS AND DISCUSSION**

Initial evaluation of the devices' electrical properties in terms of transfer characteristics was performed by extracting the threshold voltage ( $V_{TH}$ ) and subthreshold slope (S) for



FIGURE 4. Threshold voltage and subthreshold slope as a function of substrate bias for simulated n-type  $\Omega$ -gate SOI nanowires with thin BOX and fin width of 12, 17 and 22nm.

the range of applied substrate bias, with the results being presented in Fig. 4. The V<sub>TH</sub> was extracted using the secondderivative method [17]. The curves show a linear variation of  $V_{TH}$  with  $V_B$ , where the slope depends both on the device's fin width and on the back bias polarity. Widening the fin leads to an increased area of the Si-BOX interface, whereas it reduces the electrostatic coupling between the top and sidewall gates, which leads to higher V<sub>TH</sub> variation with V<sub>B</sub>: the  $\delta V_{TH}/\delta V_B$  for positive V<sub>B</sub> range increases from 34mV/V to 100mV/V as W<sub>FIN</sub> increases from 12 to 22nm, agreeing with the results of [18] for tri-gate nanowires with ultra-thin BOX. The positive  $V_B$  application induces the formation of a channel in the Si-BOX interface, referred to in this work as the back channel (BC). With the application of negative back bias one can see that the  $|\delta V_{TH}/\delta V_B|$  clearly reduces with respect to the positive V<sub>B</sub> side of the curve regardless of W<sub>FIN</sub>. On the other hand, the  $|\delta V_{TH}/\delta V_B|$  increase with smaller V<sub>B</sub> is higher for wider devices.

For the subthreshold slope, negative back bias can reduce S down to the theoretical limit for T = 300K (60mV/dec), due to the improved control of channel charges by the gate electrode, while the opposite effect is seen for positive V<sub>B</sub>. Narrow transistors present higher immunity to S degradation, but for wider transistors the initial conduction on the BC prior to the front channel (FC) causes the subthreshold slope to slightly increase. Nevertheless, the devices present good electrostatic integrity, since the worst scenario shows an S of 66.4mV/dec, at V<sub>B</sub> = 10V and W<sub>FIN</sub> = 22nm.

The extracted effective electron mobility was plotted against inversion charge density (N<sub>INV</sub>), which was calculated using the C<sub>GC</sub>-V<sub>GS</sub> curves as per usual in Split-CV method. Two regions of inversion charge density were selected to obtain the mobility from: at weak inversion (N<sub>INV</sub> =  $2.10^{12}$  cm<sup>-2</sup>), which is closer to the maximum mobility, and at the higher inversion level (N<sub>INV</sub> =  $7.10^{12}$  cm<sup>-2</sup>) where carriers are more affected by the front gate's electric field. The effective electron mobility



**FIGURE 5.** Effective electron mobility as a function of substrate bias for simulated n-type  $\Omega$ -gate SOI nanowires with thin BOX and fin width of 12, 17 and 22nm at inversion charge density values of 2.10<sup>12</sup> (A) and 7.10<sup>12</sup> cm<sup>-2</sup> (B).

is presented in Fig. 5 as a function of V<sub>B</sub> for fin widths of 12, 17 and 22nm at both N<sub>INV</sub> values. In n-type devices, negative back bias causes the inversion charges to be pushed against the Si-gate oxide interface, leading to degradation of the electron mobility due to surface roughness scattering. The opposite effect is expected for positive back bias, with charges in the front channel being less affected by the surface roughness of the gate oxide-silicon channel interfaces, at  $N_{INV} = 2.10^{12}$  cm<sup>-2</sup>, in Fig. 5(A). However, for sufficiently high V<sub>B</sub> a reduction in the mobility is observed. This reduction is higher for the wider devices. It can be observed for  $V_B = 10V$  for  $W_{FIN} = 12nm$ ,  $V_B \ge 8V$  for  $W_{FIN} = 17nm$  and  $V_B \ge 6V$  for  $W_{FIN} = 22nm$ . At higher N<sub>INV</sub>, in Fig. 5(B), the effect is minimized, and the mobility presents a monotonic variation with back bias, since at high V<sub>GS</sub> the inversion charges are controlled predominantly by the front gate. The effects of both negative and positive V<sub>B</sub> in mobility are enhanced as W<sub>FIN</sub> increases due to the stronger control of charges by the substrate electrode and weaker control of charges by the gate electrode. Also, despite the mobility reduction at weak inversion charge density, the use of positive substrate biasing in the n-type nanowires resulted in mobility enhancement compared to the scenario where the substrate is grounded.

To investigate the causes for the mobility reduction for positive V<sub>B</sub>, the gate-to-channel capacitance curves were used to examine conduction in the back and front channels at different V<sub>B</sub> levels. Since a sudden capacitance rise is noticed when conduction begins in either the top or bottom interfaces, the  $\delta C_{GC}/\delta V_{GS}$  curve can be used indicate the activation of the BC and of the FC [19]. The inset in Fig. 6(A) shows  $\delta C_{GC}/\delta V_{GS}$  as a function of V<sub>GS</sub> for



FIGURE 6. V<sub>TH</sub>, V<sub>µ\_PEAK</sub>, V<sub>g1x</sub> and V<sub>g2x</sub> as a function of V<sub>B</sub> for simulated n-type  $\Omega$ -gate SOI nanowires with thin BOX and W<sub>FIN</sub> of 12nm (A) and 22nm (B). Inset displays  $\delta C_{GC}/\delta V_{GS}$  vs. V<sub>GS</sub> for V<sub>B</sub> of 0, 6 and 10V and W<sub>FIN</sub> = 17nm. The patterned areas show the regions of gate and substrate bias for which front and/or back channels are activated.

 $W_{FIN} = 17nm$  at  $V_B = 0$ , 6 and 10V. When two peaks are observed in the curves, it means that the BC is being activated prior to the FC activation. The parameter  $V_{g1x}$ is obtained at the second peak of the curve and represents the activation of the FC. From this point onward  $(V_{GS} > V_{g1x})$  the conduction occurs in both the BC and FC simultaneously. Then, the procedure described in [19] was performed to obtain the conduction profile of the nanowires. Fig. 6 presents  $V_{TH}$ ,  $V_{\mu\_PEAK}$ ,  $V_{g1x}$  and  $V_{g2x}$  as a function of back bias for the devices with W<sub>FIN</sub> of 12nm and 22nm, where  $V_{\mu\_PEAK}$  is the gate bias at which the extracted mobility curve has its peak value and Vg2x is the intercept of  $V_{TH}$  and  $V_{g1x}$ , at which point FC and BC are simultaneously active. For negative V<sub>B</sub>, since the back channel is not active when  $V_B < V_{g2x}$ , the  $\mu_{eff}$  values in this region correspond to mobility in the FC. For positive V<sub>B</sub>, the mobility peak is mostly found in the region where both FC and BC are active or at weak inversion ( $V_{GS} \approx V_{g1x}$ ). For the cases where  $V_{\mu_{PEAK}}$  is smaller than  $V_{g1x}$ , since the FC is not active for  $V_{GS} < V_{g1x}$ , the mobility can be attributed to the region where only the BC is active.



FIGURE 7. Inversion charge density in the front (line) and back (symbols) channels as a function of  $V_{GS}$  for different substrate bias for simulated n-type  $\Omega$ -gate SOI nanowires with thin BOX and fin width of 12nm.

Additionally, it is possible to isolate the mobility contribution of the back channel to verify the origin of the mobility. This is achieved by subtracting from the drain current at different back bias levels the curves that contain only the front channel component, which is the one at  $V_B = 0$ . Since it was demonstrated that for  $V_B > 0$  both the BC and FC are active, after this subtraction only the BC component remains. By doing this for the drain current and the capacitance curves, and then performing the Split-CV technique, the  $\mu_{eff}$  and the N<sub>INV</sub> of the back channel are obtained. Fig. 7 shows the inversion charge density in the front channel ( $V_B = 0$ ) and in the back channel (symbols) as a function of  $V_{GS}$  for the nanowire with  $W_{FIN} = 12$ nm, for a back bias range of  $0 \le V_B \le 10V$ . The curve for N<sub>INV</sub> in the front channel shows an expected behavior, with the charge density increasing as the device move into the strong inversion region. However, for NINV in the back channel, a noticeable plateauing of the curves is observed, starting roughly after the threshold voltage of the front channel  $(V_{g1x})$ , when the charges start populating front gate interface. After a certain gate bias, the inversion charge density in the FC overcomes the one in the BC. The  $V_{GS}$  at which this occurs increases as V<sub>B</sub> is increased, due to the higher control of charges by the substrate electrode at higher back bias.

Fig. 8 shows the mobility in the front channel ( $V_B = 0$ ) and in the back channel (symbols) as a function of  $V_{GS}$  at different  $V_B$  values for the simulated nanowires with  $W_{FIN}$ of 12nm and 22nm. The curves show a higher  $\mu_{eff}$  in the BC than in the FC for most of the  $V_{GS}$  range when  $V_B$ is applied, leading to mobility increase, but  $\mu_{eff}$  reduction is noticed as back bias increases from 1 to 10V, which at strong  $V_B$  is responsible for suppressing the initial mobility enhancement. Thus, although the contribution of the higher mobility in the BC leads to an increased mobility when compared to the curve for  $V_B = 0$ , the degradation in the BC may cause a decrease in  $\mu_{eff}$  as the back bias increases. At high  $V_{GS}$  the charges are controlled mostly by the front



**FIGURE 8.** Effective electron mobility in the front (line) and back (symbols) channels as a function of V<sub>GS</sub> for different substrate bias for simulated n-type  $\Omega$ -gate SOI nanowires with thin BOX and fin width of 12nm (A) and 22nm (B).



**FIGURE 9.** Effective electron mobility in the front and back channels as a function of back bias at  $V_{GS} = 0.6V$  for simulated n-type  $\Omega$ -gate SOI nanowires with thin BOX and  $W_{FIN}$  of 12nm and 22nm.

gate, since they are mostly gathered in the FC, according to Fig. 7, so the contribution of the BC mobility is reduced in the strong  $V_{GS}$  region.

In Fig. 9, the mobility of each curve was extracted at a fixed  $V_{GS}$  value of 0.6V. While the variation in  $\mu_{eff}$  between



FIGURE 10.  $I_{ON}$  (A) and  $I_{OFF}$  (B) as a function of V<sub>B</sub> for simulated n-type  $\Omega$ -gate SOI nanowires with thin BOX, L of 40nm and W<sub>FIN</sub> of 12, 17 and 22nm.

the FC and the BC can be as high as ~150 cm<sup>2</sup>/V.s, depending on W<sub>FIN</sub> and V<sub>B</sub>, the back channel mobility presents a decreasing tendency with V<sub>B</sub>. Even though its contribution to the overall mobility is smaller, since the charge density in the BC is lower than in the FC, as seen in Fig. 7, it still causes the effective mobility to reduce at higher V<sub>B</sub> values. As V<sub>B</sub> increases, the mobility in the BC suffers degradation due to the strong electric field of the substrate, thus, in transistors with larger W<sub>FIN</sub>, this effect is even more pronounced. Finally, the decreasing pattern of  $\mu_{eff}$  in the BC as V<sub>B</sub> is raised reveals that the degradation is associated to the stronger electric field from the substrate leading to stronger Si-BOX surface roughness mobility degradation.

The mobility variation with back bias will also have an impact on the other device figures-of-merit, some of which are required to present suitable values, especially for shortchannel transistors. To verify how the impact of active back biasing in the performance of short-channel nanowires, a structure with L = 40nm was simulated. This channel length has been selected as it is the shortest one to present drain induced barrier lowering (DIBL) smaller than 100 mV/V and S smaller than 80 mV/dec in the whole range of V<sub>B</sub> and W<sub>FIN</sub>. The first parameters to be examined were the onstate (I<sub>ON</sub>) and off-state (I<sub>OFF</sub>) currents, as well as the ratio  $(I_{ON}/I_{OFF})$ , extracted at  $V_{DS} = 1V$  and gate voltage overdrive ( $V_{GT} = V_{GS}-V_{TH}$ ) of 150mV for  $I_{ON}$  and -400mV for I<sub>OFF</sub>. These results are presented as a function of V<sub>B</sub> in Figs. 10 and 11. The I<sub>ON</sub> curves show a decreasing tendency with positive V<sub>B</sub>, while the increase in I<sub>OFF</sub> is caused by the subthreshold slope degradation. Additionally, the I<sub>OFF</sub> increase for positive  $V_B$  is stronger than the  $I_{ON}$  reduction, thus, the degradation of  $I_{ON}/I_{OFF}$  in the positive back bias range can be attributed mostly to the increase of the off-state current, rather than the decrease of the on-state current. Similarly, for  $V_B < -5V$ , the slight reduction in I<sub>ON</sub>/I<sub>OFF</sub> for the wider transistors is related primarily to the IOFF degradation.

Another analyzed parameter was the DIBL, presented in Fig. 12 as a function of substrate bias for the simulated



FIGURE 11.  $I_{ON}/I_{OFF}$  as a function of back bias for simulated n-type  $\Omega$ -gate SOI nanowires with thin BOX, L of 40nm and  $W_{FIN}$  of 12, 17 and 22nm.



FIGURE 12. DIBL as a function of back bias for simulated n-type  $\Omega$ -gate SOI nanowires with thin BOX, L of 40nm and W<sub>FIN</sub> of 12, 17 and 22nm.

nanowires with fin width of 12, 17 and 22nm. Due to the initial control of the back channel by the substrate at weak inversion, the front gate's control over the charges is reduced when positive  $V_B$  is applied, leading to an increase in DIBL [20]. As the device's fin width is increased, the gate's electrostatic coupling is reduced, while the Si-BOX interface's area increases, which causes this effect to get stronger. For wider devices, where the inversion charges can spread along the back channel, another effect can also cause DIBL degradation with the increase of V<sub>B</sub>, prompted by the high V<sub>DS</sub>. The drain-induced fringing field can increase the surface potential of the Si-BOX interface, reducing the back channel's threshold voltage, which leads to increase in the DIBL [20]. However, for nanowires with such W<sub>FIN</sub>, the results for a channel of L = 40nm demonstrated good immunity to this short-channel effect, presenting a DIBL of 45 mV/V in the worst scenario, for  $W_{\text{FIN}} = 22 \text{nm}$  and  $V_{\rm B} = 10 V_{\rm c}$ 

## **IV. CONCLUSION**

An evaluation on the charge transport properties of n-type  $\Omega$ -gate SOI nanowires under active substrate biasing was performed through calibrated 3D TCAD simulation with experimental data. The impact of back bias on DC parameters related to short-channel effects was also examined. In long channel devices, mobility degradation is observed at negative substrate bias, induced by increased surface roughness scattering in the front channel's inversion layer. Under positive substrate bias, a conduction channel is formed in the Si-BOX interface, activated prior to the formation of the front channel. Although presenting higher mobility, the back channel is strongly affected by the substrate's electric field, causing mobility degradation in the back channel due to surface roughness scattering. At low inversion charge densities, where the back channel's contribution to the device's mobility is still significant, this degradation can lead to reduction of the mobility for high back bias, especially in wider devices. The analysis of short-channel devices demonstrates that the positive substrate bias has also caused significant increase of the off-state current, due to the worsened subthreshold slope, degrading the on-to-off-state current ratio. Also, degradation of the DIBL is observed for positive back bias due to loss in the control of charges in the channel by the gate electrode and to surface potential variation in the Si-BOX interface caused by drain induced fringing field. Overall, the performed analysis indicated that no clear advantage on the application of positive substrate bias on any nanowire regardless of the fin width for short-channel devices. Although the carrier mobility is increased with any positive substrate bias in comparison to its value at grounded substrate, a degradation has been observed in all devices' figures-of-merit. This degradation worsens as fin width is increased.

## ACKNOWLEDGMENT

The authors would like to thank CEA-Leti for providing the devices, Dr. Mikaël Cassé for the support and Dr. Michelly de Souza for the fruitful discussions.

#### REFERENCES

- G. E. Moore, "Cramming more components onto integrated circuits," *Electronics*, vol. 38, no. 8, pp. 114–117, Apr. 1965.
- [2] S. Bangsaruntip *et al.*, "High performance and highly uniform gate-allaround silicon nanowire MOSFETs with wire size dependent scaling," in *Proc. IEEE IEDM*, Baltimore, MD, USA, Dec. 2009, pp. 297–300.
- [3] M. Saitoh *et al.*, "Short-channel performance and mobility analysis of <110>- and <100>-oriented tri-gate nanowire MOSFETs with raised source/drain extensions," in *Proc. Symp. VLSI Technol.*, Honolulu, HI, USA, 2010, pp. 169–170.
- [4] R. Coquand *et al.*, "Scaling of high-k/metal-gate Trigate SOI nanowire transistors down to 10nm width," in *Proc. 13th Int. Conf. Ultimate Integr. Silicon (ULIS)*, Grenoble, France, 2012, pp. 37–40.
- [5] V. kilchytska, S. Makovejev, M. K. M. Arshad, J.-P. Raskin, and D. Flandre, "Perspectives of UTBB FD SOI MOSFETs for Analog and RF applications," in *Functional Nanomaterials and Devices for Electronics, Sensors and Energy Harvesting*. Cham, Switzerland: Springer, 2014, ch. 2.
- [6] Y. Han *et al.*, "Impact of the backgate on the performance of SOI UTBB nMOSFETs at cryogenic temperatures," in *Proc. EuroSOI-ULIS*, Caen, France, Sep. 2021, pp. 1–4, doi: 10.1109/EuroSOI-ULIS53016.2021.9560182.

- [7] Y. Yasuda, N. Kimizuka, Y. Akiyama, Y. Yamagata, Y. Goto, and K. Imai, "System LSI multi-vth transistors design methodology for maximizing efficiency of body-biasing control to reduce vth variation and power consumption," in *IEEE IEDM Tech. Dig.*, Washington, DC, USA, Dec. 2005, pp. 73–76.
- [8] V. Kilchytska *et al.*, "Ultra-thin body and thin-BOX SOI CMOS technology analog figures of merit," *Solid-State Electron.*, vol. 70, pp. 50–58, Apr. 2012, doi: 10.1016/j.sse.2011.11.020.
- [9] O. Nier *et al.*, "Effective field and universal mobility in high-k metal gate UTBB-FDSOI devices," in *Proc. IEEE Conf. Microelectron. Test Struct.*, Udine, Italy, 2014, pp. 8–13.
- [10] N. Xu et al., "Impact of back biasing on carrier transport in ultrathin-body and BOX (UTBB) fully depleted SOI MOSFETs," in Proc. Symp. VLSI Tech., Honolulu, HI, USA, 2012, pp. 160–161.
- [11] L. Trojman, L.-A. Ragnarsson, and N. Collaert, "Mobility extraction for short channel UTBB-FDSOI MOSFETs under back bias using an accurate inversion charge density model," *Solid State Electron.*, vol. 154, pp. 24–30, Apr. 2019, doi: 10.1016/j.sse.2019.02.003.
- [12] T. Rudenko, V. Kilchytska, J.-P. Raskin, A. Nazarov, and D. Flandre, "Special features of the back-gate effects in ultrathin body SOI MOSFETs," in *Semiconductor-On-Insulator Materials for Nanoelectronics Applications*. Berlin, Germany: Springer, 2011, pp. 323–339.
- [13] F. E. Bergamaschi *et al.*, "Impact of substrate bias on the mobility of n-type Ω-gate SOI nanowire MOSFETs," in *Proc. 34th Symp. Microelectron. Technol. Devices (SBMicro)*, São Paulo, Brazil, 2019, pp. 1–4, doi: 10.1109/SBMicro.2019.8919463.

- [14] F. E. Bergamaschi and M. A. Pavanello, "TCAD evaluation of the substrate bias influence on the carrier transport of Ω-gate nanowire MOS transistors with ultra-thin BOX," in *Proc. Latin America Electron Devices Conf. (LAEDC)*, Mexico, Mexico, 2021, pp. 1–4, doi: 10.1109/LAEDC51812.2021.9437923.
- [15] Sentaurus Device User Guide, Synopsys, Mountain View, CA, USA, 2020.
- [16] K. Romanjek, F. Andrieu, T. Ernst, and G. Ghibaudo, "Improved split C-V method for effective mobility extraction in sub-0.1-*mu*m Si MOSFETs," *IEEE Electron Device Lett.*, vol. 25, no. 8, pp. 583–585, Aug. 2004, doi: 10.1109/LED.2004.832786.
- [17] A. Ortiz-Conde, F. J. G. Sánchez, J. J. Liou, A. Cerdeira, M. Estrada, and Y. Yue, "A review of recent MOSFET threshold voltage extraction methods," *Microelectron. Rel.*, vol. 42, nos. 4–5, pp. 583–596, Apr. 2002, doi: 10.1016/S0026-2714(02)00027-6.
- [18] K. Ota, M. Saitoh, C. Tanaka, and T. Numata, "Threshold voltage control by substrate bias in 10-nm-diameter tri-gate nanowire MOSFET on ultrathin BOX," *IEEE Electron Device Lett.*, vol. 34, no. 2, pp. 187–189, Feb. 2013, doi: 10.1109/LED.2012.2234719.
- [19] A. Ohata, Y. Bae, C. Fenouillet-Beranger, and S. Cristoloveanu, "Mobility enhancement by back-gate biasing in ultrathin SOI MOSFETs with thin BOX," *IEEE Electron Device Lett.*, vol. 33, no. 3, pp. 348–350, Mar. 2012, doi: 10.1109/LED.2011.2181816.
- [20] R. Ritzenthaler *et al.*, "Lateral coupling and immunity to substrate efect in ΩFET devices," *Sold-State Electron.*, vol. 50, no. 4, pp. 558–565, Apr. 2006, doi: 10.1016/j.sse.2006.03.025.