

Received 10 September 2021; revised 22 October 2021 and 10 November 2021; accepted 13 November 2021. Date of publication 17 November 2021; date of current version 13 December 2021. The review of this article was arranged by Editor Q. Shao.

Digital Object Identifier 10.1109/JEDS.2021.3128755

# Hot-Carrier-Induced Reliability for Lateral DMOS Transistors With Split-STI Structures

LI LU<sup>1</sup>, FENG LIN<sup>1,2</sup>, SHULANG MA<sup>2</sup>, ZHIBO YIN<sup>1</sup>, YUANCHANG SANG<sup>1</sup>,  
WEIFENG SUN<sup>ID</sup><sup>1</sup> (Senior Member, IEEE), SIYANG LIU<sup>ID</sup><sup>1</sup> (Member, IEEE), AND WEI SU<sup>2</sup>

<sup>1</sup> National ASIC System Engineering Research Center, School of Electronic Science and Engineering, Southeast University, Nanjing 210096, China  
<sup>2</sup> Process Integration Technology Research Center, CSMC Technologies Corporation, Wuxi 214000, China

CORRESPONDING AUTHOR: S. LIU (e-mail: liusy2017@seu.edu.cn)

This work was supported in part by the National Key Research and Development Program of China under Grant 2020YFF0218501; in part by the National Natural Science Foundation of China under Grant 62174029; in part by the Fund for Transformation of Scientific and Technological Achievements of Jiangsu Province under Grant BA2020027; and in part by the Distinguished Young Scholars Program of Southeast University.

**ABSTRACT** In this work, four kinds of lateral double-diffused MOS (LDMOS) devices with different split shallow trench isolation (STI) structures (Device A: LDMOS with traditional split-STI, Device B: LDMOS with slope-STI, Device C with step-STI and Device D with H-shape-STI) have been fabricated and the hot-carrier reliabilities also have been investigated due to the serious environment they are endured. The maximum bulk current ( $I_{bmax}$ ) stress and the maximum gate voltage ( $V_{gmax}$ ) stress have been carried out and the inner mechanism of device degradation have been investigated successfully. With the assistance of the T-CAD simulation tools, it is found that the main damage point locates at the STI corners with a mount of interface states generation, inducing serious degradation for these four devices. The Device D owns high hot-carrier reliability due to its special structure with narrow split-STI. The worst device is Device C because of the presence of extra STI damage point. Finally, a mechanism verification, the charge pumping (CP) method has been applied to better understand this work.

**INDEX TERMS** Split-STI, LDMOS, hot-carrier reliability.


## I. INTRODUCTION

Lateral double-diffused MOS (LDMOS) is usually applied in the integrated power circuits due to its high off-state breakdown voltage ( $BV_{off}$ ), low special resistance ( $R_{on,sp}$ ) and easy integration. With the development of integration process, the shallow trench isolation (STI) technology occurs and often applies in the LDMOS design. Based on the dielectric reduced surface electric field (RESURF) theory, the STI LDMOS owns better balance between the  $BV_{off}$  and  $R_{on,sp}$  [1], [2]. In recent years, some approaches have been studied to improve the balance of  $BV_{off}$  and  $R_{on,sp}$  of the STI LDMOS. For example, a special change applying on the STI profile can effectively reduce the  $R_{on,sp}$  by decreasing the current block effect of STI [3], or splits the gate to realize higher  $BV_{off}$  by decreasing the electric field at STI corners [4]. However, the above approaches only do a little adjustment for the device structure, so the performance optimization is limited. To solve it, the split-STI LDMOS with split STI structure in the drift region has


been proposed, which can exhibit ultra-low special resistance ( $R_{on,sp}$ ), especially for the H-shape-STI structure [5]–[7].

Generally, the split-STI LDMOS is used as an output device such as display drivers, DC-DC converts and power managements, operating in high electric field and large current conditions [8]–[10]. In this way, the hot-carrier reliability is inevitably affected and even pull down the entire circuit performance. In some papers, the hot-carrier reliability of conventional split-STI LDMOS has been studied while other layouts are less reported [11]–[13]. Though the relative study has been investigated by our work [14], but it only focusses on the hot-carrier induced degradation under the  $I_{bmax}$  stress condition that is not comprehensive.

In this work, four devices with split-STI layout patterns have been fabricated to make better balance between  $BV_{off}$  and  $R_{on,sp}$ . Thanks to the breakdown point at the poly-gate plate edge of traditional split-STI device, changing the STI shape near the drain can be carried out to obtain lower  $R_{on,sp}$  while maintains constant  $BV_{off}$ . Moreover, the hot-carrier



**FIGURE 1.** Schematic of conventional split-STI LDMOS (Device A) and 3D impact ionization rate (I.I. rate) distribution when off-state breakdown occurs.



**FIGURE 2.** Top views and the active pictures of the three different STI layout patterns (Device B: slope-STI, Device C: step-STI and Device D: H-shape-STI).

reliabilities of the four devices are also considered due to the serious conditions they operated. In our previous work, the hot-carrier reliabilities of the LDMOS with different split-STI structures have been studied by the calibrated T-CAD simulator [15]. To make a further comprehensive study of the hot-carrier reliabilities for the four devices, the CP method has been applied to verify the analyzed inner mechanisms by T-CAD simulator.


**II. DEVICE STRUCTURE AND PARAMETERS**

Fig. 1 shows the schematic of traditional split-STI LDMOS (Device A) and its 3D impact ionization rate (I.I. rate) distribution when the off-state breakdown occurs. The breakdown point of this device appears at the poly-gate plate edge. Thereby, it is feasible to realize a lower  $R_{on,sp}$  by changing the structure of drain side while maintains constant  $BV_{off}$ . Based on this, three devices with different STI structures at drain side have been designed in this work (seen in Fig. 2 and Table 1). The split-STI at drain side of Device B and Device C have been narrowed with an slope STI and step STI, respectively, owning broden current path. The width of split STI of Device D is totally narrowed to broden current path, meanwhile, the small STI is added with proper size to maintain  $BV_{off}$  without blocking current.

Fig. 3 shows the measured  $BV_{off}$  and transfer characteristics curves of four devices. It shows that the  $BV_{off}$  of these four devices is almost same, according

**TABLE 1.** Main structure parameters for four devices.

Structure parameters / $\mu m$	STI width ( $W_{STI}$ )	Silicon width ( $W_{Si}$ )	Silicon width l ( $Z$ )	Adjusted STI length ( $P$ )	Small STI length ( $L$ )
Device Types					
A	0.8	0.2	N/A	N/A	N/A
B	0.8	0.2	0.6	0.5	N/A
C	0.8	0.2	0.6	0.5	N/A
D	0.6	0.4	N/A	N/A	0.4




**FIGURE 3.** Measured and simulated off-state breakdown voltage ( $@V_{gs} = 0V$ ) and transfer characteristics curves ( $@V_{gs} = 5V \& V_{ds} = 0.1V$ ) of Device A, B, C and D.


with the former opinion. The trend of  $R_{on,sp}$  (extracted  $@V_{gs} = 5V \& V_{ds} = 0.1V$ ) presents decreased tendency which is in order of Device A, C, B and D, indicating the realized lower  $R_{on,sp}$ . Furthermore, the simulated curves are also shown in Fig. 3. It demonstrates that the simulated results are in commodity with the measured data by the calibrated T-CAD simulation tools. The used simulation tools are included in the simulator Sentaurus from Synopsys. The device structure is built by the Tsuprem-4 and Sentaurus Structure Editor according to the real process flow. Then, the device electrical characteristics are simulated by the Sentaurus Device with Bandgap model including Slotboom, Mobility model including DopingDependence, Enormal, Phumob model and HighFieldsaturation, Recombination model including Shockley-Read-Hall, Auger and Avalanche.

**III. EXPERIMENTS AND DISCUSSIONS**

Because of the same  $BV_{off}$  for these four devices, the hot-carrier stress can be carried out successfully. The applied stress condition for drain contact sets about 1.1 times of operation voltage. For the gate contact, two stress conditions have been applied which is the maximum bulk current stress condition and the maximum operation gate voltage condition. In addition, the applied stress can be selectively interrupted to monitor the electrical characteristics such as  $R_{on}$  and  $V_{th}$ . The inner mechanism of the hot-carrier induced degradation of these two stresses for four devices will be



**FIGURE 4.**  $R_{on}$  degradations and  $V_{th}$  shifts of Device A, B, C and D under the  $I_{bmax}$  stress condition; Embedded figure: the measured bulk current curves of Device A, B, C and D when  $V_{ds} = 33V$ .




**FIGURE 5.** Whole 3D I.I. rate distributions of Device A, B, C and D under the  $I_{bmax}$  stress condition.

studied separately in two sections. The further verification of the analysis will be demonstrated through charge pumping method in last section.


**A. MAXIMUM BULK CURRENT CONDITION**

Fig. 4 shows  $R_{on}$  degradations and  $V_{th}$  shifts of four devices under the  $I_{bmax}$  stress condition. The maximum bulk current occurs in 2.5V for gate voltage, so the  $I_{bmax}$  stress sets in  $V_{gs} = 2.5V$  and  $V_{ds} = 33V$ . For the  $I_{bmax}$  stress condition, the  $V_{th}$  is not degraded due to the small shifts less than 12mV. The  $R_{on}$  degradation tendency of all devices are increased monotonously and the degree of degradation serious in order of Device D, A/B and C.

In order to reveal the inner mechanism of the  $R_{on}$  degradation, the whole 3D I.I. rate distributions of the four devices are shown in Fig. 5. The main impact ionization rate (I.I. rate) peaks occur in the poly-gate shrink edge and the STI corner near the source. To make the discussion more exact, the interface I.I. rate and perpendicular electric field along  $NN'$  and  $QQ'$  cutlines in Fig. 5 have been shown in Fig. 6. It can be found that the high positive perpendicular electric field (the direction is pointing to surface) at the ploy-gate



**FIGURE 6.** Top: the perpendicular electric field and I.I. rate distributions of Device A, B, C and D along  $NN'$  cutline ( $@Y = 0.5um$ ) under the  $I_{bmax}$  stress condition. Bottom: The perpendicular electric field and I.I. rate distributions of Device A, B, C and D along  $QQ'$  cutline ( $@Y = 0.8um$ ) under the  $I_{bmax}$  stress condition.




**FIGURE 7.** The perpendicular electric field and I.I. rate distributions of Device A, B, C and D along  $MM'$  cutline ( $@Y=0.3um$ ) under the  $I_{bmax}$  stress condition.


shrink edge and the STI corners leads to the hot holes injection and interface states generation into the oxide of these two regions [16], [17]. Referring to  $R_{on}$  degradation trend in Fig. 4, the interface states generation is the dominated damage mechanism especially in the STI corners due to a serious I.I. rate and higher perpendicular electric field. In this way, the smallest  $R_{on}$  degradation appearing in Device D is benefited from the narrower STI width and weaker I.I. rate at the small STI corners. For the Device C, Fig. 7 indicates that an extra I.I. rate peak at the additional STI corners is responsible for Device C with worst  $R_{on}$  degradation comparing to Device A and B. In addition, the channel region is intact without any hot-carrier effect, that is why the  $V_{th}$  is almost constant.

**B. MAXIMUM OPERATION GATE VOLTAGE CONDITION**

For the  $V_{gmax}$  stress condition, the  $R_{on}$  degradation of four devices also increase as stress time rising and the degree of



**FIGURE 8.**  $R_{on}$  degradations and  $V_{th}$  shifts of Device A, B, C and D under the  $V_{gmax}$  stress condition.




**FIGURE 9.** Whole 3D I.I. rate distributions of Device A, B, C and D under the  $V_{gmax}$  stress condition.

degradation serious is in order of Device D, A, B and C, which is shown in Fig. 8. Similarly, Fig. 9 indicates that the high I.I. rate regions of four devices occurs at the split-STI corners, which can generate amount of interface states to increase  $R_{on}$ . The Device D has a smallest  $R_{on}$  degradation due to the same reason as in the  $I_{bmax}$  stress.


Fig. 10 shows that smaller depletion region of surface silicon near the drain side can obtain longer surface current path, meaning that Device B and C will generate more interface states along the silicon surface than Device A and D, and leads to serious  $R_{on}$  degradations of them. Similarly, the extra damage point of Device C is the reason for terrible  $R_{on}$  degradation comparing to Device B, as indicated in Fig. 11. Moreover, the  $R_{on}$  degradations of these devices under the  $V_{gmax}$  stress are weaker than that under the  $I_{bmax}$  stress due to the lower whole I.I. rate. Consequently, the hot-carrier reliabilities of four LDMOS devices with different split-STI structures are in order of Device D, A, B and C under the  $V_{gmax}$  stress condition.

**C. MECHANISM VERIFICATION BY CHARGE PUMPING METHOD**

In this paper, the degradation mechanisms of the four devices with different layouts have been discussed already




**FIGURE 10.** Whole 3D total current density distributions of Device A, B, C, and D under the  $V_{gmax}$  stress condition. Bottom right: The 2D total current density distributions of Device A, B, C and D along NN' cutline under the  $V_{gmax}$  stress condition ( $L1 = 0.87\mu m$ ,  $L2 = 1.15\mu m$ ,  $L3 = 1.10\mu m$ ,  $L4 = 0.56\mu m$ ).




**FIGURE 11.** The 2D I.I. rate distributions, the perpendicular electric field and I.I. rate distributions of Device B and C along SS' cutline (@ $X = 1.34\mu m$ ) under the  $V_{gmax}$  stress condition.

in the former two sections. In order to further verify the revealed degradation mechanisms, the CP experiments are performed [18], [19]. For the purpose of getting proper CP conditions, the gate voltage that inducing  $1E14cm^{-3}$  electrons ( $V_{ge}$ ) and  $1E14cm^{-3}$  holes ( $V_{gh}$ ) along the  $SiO_2/Si$  interface have been extracted by T-CAD simulation, as shown in Fig. 12. Both  $V_{ge}$  and  $V_{gh}$  present a negative shift from channel region to STI region because of the doping distribution. Furthermore, the  $V_{ge}$  and  $V_{gh}$  in STI region are below  $-20V$ , which exceeds the breakdown voltage of the gate oxide. Thus, the hot-carrier induced damage at the STI corners can not be measured by CP experiment.

To better reflect the real degradation mechanism, the CP experiment is carried out after the  $R_{on}$  and  $V_{th}$  monitoring. The CP current ( $I_{cp}$ ) is monitored from the bulk contact to analyze the hot-carriers induced traps and the interface states




**FIGURE 12.** Simulated  $V_{ge}$  (@electrons =  $1E14cm^{-3}$ ) and  $V_{gh}$  (@holes =  $1E14cm^{-3}$ ) as functions of the lateral distance for device A, B, C and D.



**FIGURE 13.** Measured CP curves for the Device A, B, C and D under the  $I_{bmax}$  stress condition.

generations. For the four devices, the CP measurements are operated with 7V gate pulse amplitude and 1MHz frequency, with the base voltage ( $V_{base}$ ) of the pulse being varied from  $-10V$  to  $0V$ . In theory, the condition for observing  $I_{cp}$  is that the region operates from inversion to accumulation [20]. Therefore, combining the gate voltage amplitude and the simulated  $V_{ge}$  and  $V_{gh}$ , the  $V_{base}$  of accumulation region is defined from  $-7.5V$  (the lowest  $V_{ge}$  of the accumulation region minus the gate pulse amplitude) to  $-0.4V$  (the highest  $V_{gh}$  of the accumulation region) and the  $V_{base}$  of channel region is defined from  $-6V$  (the lowest  $V_{ge}$  of the channel region minus the gate pulse amplitude) to  $0V$  (the highest  $V_{gh}$  of the channel region).

For the  $I_{bmax}$  stress condition, the CP measurements are shown in Fig. 13. It is found that the peak of  $I_{cp}$  is increased during the stress time, indicating that the number of the generated interface states are increased in the accumulation region. Moreover, the  $I_{cp}$  curves shift left as the stress time increased, verifying that the hot holes are injected at accumulation region [21], [22]. Therefore, the above CP experiments



**FIGURE 14.** Measured CP curves for the device A under the  $V_{gmax}$  stress condition.

**TABLE 2.** Electrical characteristics and hot-carrier reliabilities for four devices.

Device Types	A	B	C	D
Critical parameters				
Electrical parameters				
$BV_{off}/V$	43.1	43.0	43.0	43.3
$R_{on,sp}/m\Omega\cdot mm^2$	21.4	20.9	20.6	20.3
Hot-carrier reliabilities				
Maximum degradation ( $R_{on}$ )@ $I_{bmax}=1e^4s/\% \& V_{ds}=33V$	5.8	6.5	10	3.5
Maximum degradation ( $R_{on}$ )@ $V_{gmax}=1e^4s/\% \& V_{ds}=33V$	3.5	4.6	6.2	2.5

further verify the analyses of  $R_{on}$  degradation mechanisms in Section III-A. In addition, the measured  $I_{cp}$  of the four devices is almost same due to the same structure with similar I.I. rate and perpendicular electric field at the poly-gate shrink edge.

For the  $V_{gmax}$  stress condition, the CP measurements of Device A are shown in Fig. 14. Obviously, the value of  $I_{cp}$  is very small at both accumulation region and channel region that can be omitted. It indicates that these regions are intact, coinciding with the discussions in section III-B. The CP measurements of other devices do not present in this figure due to the same experiment data.

To make full scene of them, the comprehensive performances and hot-carrier reliabilities comparisons between these devices have been listed in Table 2.

#### IV. CONCLUSION

In this paper, the hot-carrier-induced degradation of LDMOS with different split-STI structures under the  $I_{bmax}$  stress and  $V_{gmax}$  stress conditions have been investigated. For the  $I_{bmax}$  stress, the interface states generation in the STI corners is the main reason for the  $R_{on}$  degradation of four devices. Because of different shapes in the STI corner, the  $R_{on}$  degradation degree is in order of device C, A/B and D. For the  $V_{gmax}$  stress. The interface states generation in the STI corners still does the main reason for the  $R_{on}$  degradation for Device A,

B, C and D. The interface states generation in the silicon surface at the drift region causes more  $R_{on}$  degradation for the device B and device C, comparing to device A and D. In addition, the serious  $R_{on}$  degradation for Device C is induced by its extra damage point in STI corner. Then, the measured CP current curves are further demonstrating the discussed inner mechanisms of  $R_{on}$  degradation under the  $I_{bmax}$  stress and the  $V_{gmax}$  stress conditions. Consequently, the Device D is the optimum proposal in applied circuit because of its better electrical performance and high hot-carrier reliabilities.

REFERENCES

[1] M. Li, J.-M. Koo, and R. V. Purakh, "0.18 $\mu$ m BCD technology platform with performance and cost optimized fully isolated LDMOS," in *Proc. EDSSC*, 2015, pp. 820–822, doi: [10.1109/EDSSC.2015.7285244](https://doi.org/10.1109/EDSSC.2015.7285244).

[2] T.-Y. Huang *et al.*, "0.18 $\mu$ m BCD technology with best-in-class LDMOS from 6 V to 45 V," in *Proc. IEEE 26th Int. Symp. Power Semicond. Devices IC's (ISPSD)*, 2014, pp. 179–181, doi: [10.1109/ISPSD.2014.6856005](https://doi.org/10.1109/ISPSD.2014.6856005).

[3] S. Haynie, A. Gabrys, T. Kwon, P. Allard, J. Strout, and A. Strachan, "Power LDMOS with novel STI profile for improved  $R_{sp}$ , BVDSS, and reliability," in *Proc. 22nd Int. Symp. Power Semicond. Devices IC's (ISPSD)*, 2010, pp. 241–244.

[4] S. Teja, M. Bhoir, and N. R. Mohapatra, "Split-gate architecture for higher breakdown voltage in STI based LDMOS transistors," in *Proc. Int. Conf. Electron Devices Solid-State Circuits (EDSSC)*, 2017, pp. 1–2, doi: [10.1109/EDSSC.2017.8126526](https://doi.org/10.1109/EDSSC.2017.8126526).

[5] S. Y. Liu, R. Ye, W. F. Sun, and L. X. Shi, "A novel lateral DMOS transistor with H-shape shallow-trench-isolation structure," *IEEE Trans. Electron Devices*, vol. 65, no. 1, pp. 5218–5222, Nov. 2018, doi: [10.1109/TED.2018.2871501](https://doi.org/10.1109/TED.2018.2871501).

[6] A. N. Tallarico *et al.*, "Hot-carrier degradation in power LDMOS: Selective LOCOS- versus STI-based architecture," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 219–226, 2018, doi: [10.1109/JEDS.2018.2792539](https://doi.org/10.1109/JEDS.2018.2792539).

[7] J.-Y. Tsai, H.-H. Hu, Y.-C. Wu, Y.-R. Jhan, K.-M. Chen, and G.-W. Huang, "A novel hybrid poly-Si nanowire LDMOS with extended drift," *IEEE Electron Device Lett.*, vol. 35, no. 3, pp. 366–368, Mar. 2014, doi: [10.1109/LED.2014.2299811](https://doi.org/10.1109/LED.2014.2299811).

[8] J.-Y. Tsai and H.-H. Hu, "Novel poly-Si SJ-LDMOS for system-on-panel applications," *IEEE Trans. Electron Devices*, vol. 63, no. 6, pp. 2482–2487, Jun. 2016, doi: [10.1109/TED.2016.2554609](https://doi.org/10.1109/TED.2016.2554609).

[9] S. Gou, H. Huang, and X. B. Chen, "Study of the SOI LDMOS with low conduction loss and less gate charge," *IEEE Trans. Electron Devices*, vol. 65, no. 4, pp. 1645–1649, Apr. 2018, doi: [10.1109/TED.2018.2806921](https://doi.org/10.1109/TED.2018.2806921).

[10] W. Wu, Y. Wang, G. Yang, S. Liu, J. Zhu, and W. Sun, "Comprehensive investigation on electrical properties of nLDMOS and pLDMOS under mechanical strain," *IEEE Trans. Electron Devices*, vol. 66, no. 2, pp. 1012–1017, Feb. 2019, doi: [10.1109/TED.2018.2884031](https://doi.org/10.1109/TED.2018.2884031).

[11] T. Mori, H. Sayama, T. Ipposhi, and K. Lizuka, "Experimental study on the effect of recessed gates in drain STI regions of nLDMOSFETs," in *Proc. Int. Symp. Power Semicond. Devices IC's (ISPSD)*, Jul. 2019, pp. 375–378, doi: [10.1109/ISPSD.2019.8757573](https://doi.org/10.1109/ISPSD.2019.8757573).

[12] K. Cho *et al.*, "Investigation of HCI reliability in interdigitated LDMOS," in *Proc. Int. Symp. Power Semicond. Devices IC's (ISPSD)*, 2015, pp. 69–72, doi: [10.1109/ISPSD.2015.7123391](https://doi.org/10.1109/ISPSD.2015.7123391).

[13] R. Ye *et al.*, "Hot-carrier-induced degradation and optimization for lateral DMOS with split-STI-structure in the drift region," *IEEE Trans. Electron Devices*, vol. 66, no. 7, pp. 2869–2875, Jul. 2019, doi: [10.1109/TED.2019.2914474](https://doi.org/10.1109/TED.2019.2914474).

[14] R. Ye *et al.*, "Reliability concerns on LDMOS with different split-STI layout patterns," *IEEE Trans. Electron Devices*, vol. 67, no. 1, pp. 185–192, Jan. 2020, doi: [10.1109/TED.2019.2951131](https://doi.org/10.1109/TED.2019.2951131).

[15] L. Lu *et al.*, "Hot-carrier-induced reliability concerns for lateral DMOS transistors with split-STI structures," in *Proc. 5th IEEE Electron Devices Technol. Manuf. Conf. (EDTM)*, 2021, pp. 1–3, doi: [10.1109/EDTM50988.2021.9420919](https://doi.org/10.1109/EDTM50988.2021.9420919).

[16] S. Y. Liu *et al.*, "Hot-carrier-induced degradation and optimization for 700-V high-voltage lateral DMOS by the AC stress," *IEEE Trans. Electron Devices*, vol. 67, no. 3, pp. 1090–1097, Mar. 2020, doi: [10.1109/TED.2020.2967349](https://doi.org/10.1109/TED.2020.2967349).

[17] T. Mori, H. Fujii, S. Kubo, and T. Ipposhi, "Investigation into HCI improvement by a split-recessed-gate structure in an STI-based nLDMOSFET," in *Proc. 29th Int. Symp. Power Semicond. Devices IC's (ISPSD)*, 2017, pp. 459–462, doi: [10.23919/ISPSD.2017.7988878](https://doi.org/10.23919/ISPSD.2017.7988878).

[18] B. Djezzar and H. Tahi, "Using oxide-trap charge-pumping method in radiation-reliability analysis of short lightly doped drain transistor," *IEEE Trans. Device Mater. Rel.*, vol. 10, no. 1, pp. 18–25, Mar. 2010, doi: [10.1109/TDMR.2009.2030414](https://doi.org/10.1109/TDMR.2009.2030414).

[19] T. Aichinger and M. Nelhiebel, "Advanced energetic and lateral sensitive charge pumping profiling methods for MOSFET device characterization—Analytical discussion and case studies," *IEEE Trans. Device Mater. Rel.*, vol. 8, no. 3, pp. 509–518, Sep. 2008, doi: [10.1109/TDMR.2008.2002352](https://doi.org/10.1109/TDMR.2008.2002352).

[20] P. Moens, G. Van den Bosch, and G. Groeseneken, "Hot-carrier degradation phenomena in lateral and vertical DMOS transistors," *IEEE Trans. Electron Devices*, vol. 51, no. 4, pp. 623–628, Apr. 2004, doi: [10.1109/TED.2004.824688](https://doi.org/10.1109/TED.2004.824688).

[21] Q. Qian, W. Sun, S. Liu, and J. Zhu, "Novel hot-carrier degradation mechanisms in the lateral insulated-gate bipolar transistor on SOI substrate," *IEEE Trans. Electron Devices*, vol. 58, no. 4, pp. 1158–1163, Apr. 2011, doi: [10.1109/TED.2011.2105494](https://doi.org/10.1109/TED.2011.2105494).

[22] W. Sun *et al.*, "Hot-carrier-induced on-resistance degradation of N-type lateral DMOS transistor with shallow trench isolation for high-side application," *IEEE Trans. Device Mater. Rel.*, vol. 15, no. 3, pp. 458–460, Sep. 2015, doi: [10.1109/TDMR.2015.2429739](https://doi.org/10.1109/TDMR.2015.2429739).