

Received 15 May 2021; revised 25 September 2021; accepted 24 October 2021. Date of publication 29 October 2021; date of current version 9 November 2021.
The review of this article was arranged by Editor S. Chakrabarti.

Digital Object Identifier 10.1109/JEDS.2021.3123978

Gate Oxide and Implantation Process Co-Optimization for Low-Power MCU Applications

ZIJIAN ZHAO¹, YAO ZHOU¹, HAO ZHU¹ (Member, IEEE), QINGQING SUN¹, AND DAVID WEI ZHANG^{1,2}

¹ State Key Laboratory of ASIC and System, School of Microelectronics, Fudan University, Shanghai 200433, China
² National Integrated Circuit Innovation Center, Shanghai 201203, China

CORRESPONDING AUTHOR: H. ZHU (e-mail: hao_zhu@fudan.edu.cn)

This work was supported in part by the Science and Technology Commission of Shanghai Municipality under Grant 21DZ1100700 and Grant 20501130202, and in part by the NSFC under Grant 61904033.

ABSTRACT The fast development in microcontroller unit (MCU) technology has urged continuous decreasing in power consumption by different assignment of operating status among devices. In this work, we focused on the ultra-high V_{th} (UHVT) transistor and used gate oxide thickness and V_{th} implantation co-optimization to minimize the gate leakage current towards low-power MCU applications. Based on the 55 nm node, it has been found both theoretically and experimentally that the leakage level has been significantly reduced at different temperature in n-FET, p-FET, data flip-flop (DFF) and inverter (INV). Upon MCU testing under active, sleep and deep sleep modes, obvious decrease in the power consumption is also achieved, providing a promising optimization approach towards a better balance between the speed and power in modern MCU technology.

INDEX TERMS MCU, gate oxide, static power consumption, gate leakage.

I. INTRODUCTION

With the emerging technologies in Internet-of-Things (IOT) and artificial intelligence, there is a growing demand for the high-performance microcontroller unit (MCU), which integrates central processing unit (CPU), memory, digital, analog, input/output and other components for signal and data processing. However, the development of MCU technology has been largely bottlenecked by the power consumption which can be hardly further reduced in advanced fabrication technology nodes [1]–[3]. In general, the power consumption in MCU is minimized through distributing different status like active, sleep and deep sleep modes in analog, digital, memory and input/output (I/O) components according to different circuit functions [4]. For example, in active mode, all the circuits are activated providing boosted system frequency for CPU function. In sleep mode, the CPU as well as the memory and cyclic redundancy check (CRC) circuits will be turned off to decrease the power consumption, while the high-speed clock will be further turned off in deep sleep mode. Thus, the power consumption consists of static and dynamic power consumptions, which are originated from the power during standby

and operation status, respectively [5]–[7]. Fig. 1(a) shows the MCU power consumption percentage of analog, digital, memory and I/O components under active, sleep and deep sleep modes. It is clear that the dynamic power consumption in digital circuit under active mode occupies almost half of the total power consumption, and $\sim 70\%$ of the power consumption is from the analog circuit in sleep mode. Over 80% of the power is consumed by digital circuit in deep sleep mode which is the common state for most devices in a low-power system.

Considering the fact that transistors with different V_{th} levels are incorporated in building the digital circuits, an optimized balance between the performance and leakage can be achieved by properly assigning FET with higher V_{th} for better leakage and lower V_{th} for better performance [8]–[10]. The leakage current level dominated by the channel and gate leakage current under turn-off state further determines the static power consumption [11]–[13]. Fig. 1(b) shows the dynamic and static power consumption of a 10W logic gate digital circuit in MCU when using devices of UHVT, high V_{th} (HVT) and regular V_{th} (RVT) FETs with different V_{th} .




FIGURE 1. (a) The MCU power consumption percentage of analog, digital, memory and I/O components under active, sleep and deep sleep modes. (b) The dynamic and static power consumption of the digital circuit using UHVT, HVT and RVT devices, respectively. (c) Comparison of dynamic and static power consumption of individual device of UHVT, HVT and RVT FETs with 2 μm channel length and 0.06 μm channel width.

Fig. 1(c) shows the dynamic and static power consumption of individual FET device with different V_{th} . The device channel length is 2 μm and the channel width is 0.06 μm . Using lower V_{th} devices, the power consumption will be greatly increased. This is also the major reason that HVT and RVT are largely used in the design of low-power digital circuit design [14]. However, although adjusting the doping concentration can control the channel leakage in HVT (or UHVT) devices, it is difficult to suppress the gate leakage which increases with thinner gate oxide and higher lightly doped drain (LDD) concentration. Thus, effective and efficient approaches balancing V_{th} level and leakage current is highly desired towards low-power device and system applications.

In this work, we propose and study the process and device engineering to improve the gate leakage in UHVT devices while maintaining a stable V_{th} level through gate oxide thickness and LDD doping concentration co-optimization. Both simulated and experimental work have confirmed the reduced leakage current in n-type and p-type devices. Practical MCU testing further confirms the improvement in system performance under various operation modes upon the optimization method.

II. EXPERIMENTAL DETAILS

The front-end process to fabricate CMOS dual-well include layer-zero align, shallow trench isolation (STI), well definition, gate formation, LDD, oxide-nitride-oxide (ONO) sidewall protection and the formation of source/drain. The threshold voltage of the device is largely determined by the well definition and gate formation steps. The well definition involves with the well, channel and V_{th} implantation, and the gate oxide thickness in the gate formation step significantly influences the device performance like the driving capability, speed, frequency property and reliability. Implantation

dose is used to adjust the V_{th} value while the gate oxide thickness offers an alternative approach to optimize the V_{th} as well.

The devices are fabricated based on a same dimensional feature but with different channel doping concentration for various V_{th} level. In the original 55 nm logic process, the doping concentrations of NMOS and PMOS devices of UHVT are $1.3 \times 10^{13} \text{ cm}^{-3}$ and $1.76 \times 10^{13} \text{ cm}^{-3}$, respectively. The doping concentration of NMOS and PMOS devices of HVT is $0.94 \times 10^{13} \text{ cm}^{-3}$ and $1.32 \times 10^{13} \text{ cm}^{-3}$, respectively. In our work, we have increased the gate oxide thickness by 2 \AA (from 26 \AA to 28 \AA) to optimize the leakage property of the device performance. Meanwhile, the doping concentration during the well definition step is also lowered by $0.1 \times 10^{13} \text{ cm}^{-3}$ accordingly, in order to adjust the V_{th} value of the engineered UHVT device to the same level of the standard HVT device for a comparable device performance [15]–[18].

The INV and DFF standard cells are selected from the library following the baseline 0.2 μm -track to construct the 6T structure, and the width is 0.6 μm and 5.2 μm for the INV and DFF, respectively [19], [20].

III. RESULTS AND DISCUSSION

It is known that V_{th} is determined by the fabrication materials, oxide thickness (t_{ox}), channel implantation and substrate bias, and can be described by the following equations:

$$V_{th} \approx V_{FB} + \varphi_s + \sqrt{2\varepsilon_{si}qN_A(\varphi_s + V_{BS})/C_{ox}} \quad (1)$$

$$V_{FB} = \varphi_{ms} - (Q_f + Q_m + Q_{ot})/C_{ox} \quad (2)$$

where V_{FB} is the flat-band voltage, φ_s is the surface potential, q is the electron charge, N_A is the doping concentration, φ_{ms} is potential difference, Q_f is the fixed charge in oxide layer, Q_m is the mobile ionic charge, Q_{ot} is the oxide trapped charge. The gate leakage current I_{GIDL} is due to the electron tunneling under the field in the gate/drain overlap. Under low electric field, the tunneling is assisted by the thermal excitation while the direct tunneling occurs under high electric field. Thus, t_{ox} and LDD concentration are the two major factors affecting the leakage level as mentioned above [16], [21]–[22].

We studied the electrical performance of the UHVT devices by optimizing t_{ox} and doping concentration, and compared it to the performance of the standard HVT device. We have used the Sentaurus technology computer aided design (TCAD) tools to simulate the device structure and I-V characteristics by setting the typical parameters of transistors such as $W_{min} = 0.12/0.15 \mu\text{m}$, $L_{min} = 0.06 \mu\text{m}$, $t_{ox} = 26 \text{\AA}$, $C_{ox} = 13.27 \text{ fF}/\mu\text{m}$ which are used as reference data for the analysis of fabricated device performance. The inset of Fig. 2(a) shows the simulated NMOS and PMOS devices by TCAD. The channel length follows the 55 nm technology platform, and t_{ox} and doping concentration are adjusted according to the process optimizations. Fig. 2 shows the simulated and experimental results of the output and




FIGURE 2. Simulated and experimental (a) I_{ds} - V_{ds} and (b) I_{ds} - V_{gs} curves of our optimized n-type UHVT FETs and the standard HVT devices at 25 °C and 125 °C. Simulated and experimental (c) I_{ds} - V_{ds} and (d) I_{ds} - V_{gs} curves of our optimized p-type UHVT FETs and the standard HVT devices at 25 °C and 125 °C.

TABLE 1. Simulated and experimental V_{th} values of UHVT and HVT devices.

V _{th} (V)		Simulation				Experimental			
		V _{ds} =0.1 V		V _{ds} =1.2 V		V _{ds} =0.1 V		V _{ds} =1.2 V	
		25°C	125°C	25°C	125°C	25°C	125°C	25°C	125°C
pFET	HVT	0.461	0.46	0.311	0.31	0.37	0.329	0.215	0.179
	UHVT	0.563	0.555	0.474	0.47	0.425	0.425	0.32	0.336
nFET	HVT	0.42	0.41	0.264	0.26	0.34	0.288	0.175	0.132
	UHVT	0.54	0.535	0.396	0.4	0.44	0.402	0.28	0.264

transfer characteristics of the engineered UHVT and standard HVT devices under different temperature. It is noted that the threshold voltage of the UHVT devices have been adjusted by implantation optimization after increasing t_{ox} in order to achieve a comparable V_{th} value to that of the HVT references and dynamic current characteristics. Table lists and compares the extracted V_{th} values of the UHVT and HVT devices under different V_{ds} bias and different temperature.

By comparing the results in Table 1, it is clear that by decreasing the doping concentration, the V_{th} values of both n-type and n-type UHVT devices have been successfully lowered to the same level of the standard HVT devices. This ensures the practical circuit application of the engineered UHVT devices as well as the optimized process. On the other hand, increasing the gate oxide thickness can be expected to significantly lower the leakage current level by presenting a barrier with larger width. We have also extracted the simulated and experimental leakage characteristics of all devices shown in Fig. 2, and the results are shown in Table 2. It is clear that the leakage current level for both n-type and n-type UHVT devices have been greatly lowered with over 10 times smaller at 125°C and ~50 times smaller at room temperature. It should be noted that, the difference observed by comparing the simulated and experimental data is largely due to the process fluctuation of channel doping. In order to

TABLE 2. Simulated and experimental leakage current values of UHVT and HVT devices.

Leakage Current [pA]		Simulation		Experimental	
		25°C	125°C	25°C	125°C
pFET	HVT	38.4	3772	89.74	1478
	UHVT	0.8667	253.3	0.3025	69.25
nFET	HVT	113.4	8182	102.8	3070
	UHVT	4.344	777.6	4.773	492.6




FIGURE 3. Layout of (a) INV and (b) DFF designs. Leakage current level of (c) INV and (d) DFF under different testing conditions.

tune the threshold voltage of the device to a similar level of HVT for optimum response speed of digital circuit, the channel doping concentration is adjusted after increasing the gate oxide thickness. This can lead to process variations in practical implantation step with deviations from the simulated results.

We have further designed and fabricated DFF and inverter logics implementing the optimized UHVT and standard HVT devices for comparative study. Figs. 3(a) and 3(b) show the layout of the INV and DFF, respectively. Focusing on the leakage current level, the INV based on UHVT FETs have shown significantly decreased leakage as compared to that using HVT devices at room temperature as shown in Fig. 3(c) (73.9% under 1.2V_FF and 93.5% under 1.2V_TT). At elevated temperature of 125°C, the leakage level of INV with UHVT is 56.0% lower under 1.2V_FF and 84.4% lower under 1.2V_TT than that of the INV with HVT devices. Similar results have also been observed for the DFF circuits (Fig. 3(d)), with 80.3% under 1.2V_FF and 96.2% under 1.2V_TT at 25°C, and 72.9% under 1.2V_FF and 90.5% under 1.2V_TT at 125°C.

Based on the results shown above, we have tested the electrical performance of MCU under external clock signal with 4M frequency at room temperature. Fig. 4 shows the power-on and power-off process of the MCU and the 4M clock output signal with stable system power under -40°C, 25°C and 85°C temperature.

(1) With active mode, the power consumption is 540~660 μ A, which is 23% lower than similar products. With higher frequency of 24M, the power consumption is




FIGURE 4. (a) The upper panel shows the test result of power-on and power-off process at -40°C . The yellow curve is the source power signal VDD50 and the red curve is 2.5 V LDO output voltage. With $\text{VDD50} < 2.5\text{ V}$, VCAP well follows the source voltage level, and VCAP is stabilized at 2.5 V with $\text{VDD50} > 2.5\text{ V}$. The lower panel shows the zoomed-in curves. (b) Test results of high-speed 4~24 MHz oscillator under 3.3 V source power at -40°C . The clock output frequency is 4 MHz. Similar test results obtained at (c)-(d) 25°C and (e)-(f) 85°C .




FIGURE 5. (a) I/O leakage currents tested at different temperature of -40°C , 25°C and 85°C . (b) Power consumptions of active, sleep and deep sleep modes under different VCC power supply conditions of 2.5 V, 3.3 V and 5.5 V.

still 18% lower. If we test using internal clock, the power consumption is 18% lower for both 4M and 24M frequency.

(2) With sleep mode, the power consumption is 210~240 μA , which is 14% lower than similar products. The power consumption is 15% lower under 24M frequency. The values are 22% and 19% for 4M and 24M frequency, respectively when using internal clock.

(3) With deep sleep mode, the power consumption can be lowered by 11%~18.3% within $-40\sim 25^{\circ}\text{C}$ temperature range, and it can be saved by 14.6%~21.05% and 10%~13.33% at 50°C and 85°C , respectively.

In addition, the I/O leakage current tested at -40°C , 25°C and 85°C are 11 nA, 20 nA and 30 nA (Fig. 5(a)), respectively. We have also calculated and compared the power consumption of the MCU under different VCC power supply conditions of 2.5 V, 3.3 V and 5.5 V. The results are

illustrated in Fig. 5(b), which are sufficiently small towards low-power applications.

IV. CONCLUSION

To summarize, we have studied the optimization techniques to lower the power consumption in UHVT FET devices focusing on the gate oxide thickness and V_{th} implantation process. By increasing the gate oxide thickness (from 26 \AA to 28 \AA) with lowered channel doping concentration (by $0.1 \times 10^{13}\text{ cm}^{-3}$), the leakage current level has been successfully suppressed with optimized threshold voltage. Both simulated and experimental results have shown that n-type and p-type devices employing the engineered UHVT devices exhibit much lower leakage current. Such optimizations have been further utilized in the synthesis of INV and DFF logics as well as MCU testing under different electrical and environmental conditions. Excellent performance improvement is achieved based on the proposed optimization methods shown in this work, which has provided a promising pathway towards low-power MCU applications.

REFERENCES

- [1] C. P. Ravikumar, "Multiprocessor architectures for embedded system-on-chip applications," in *Proc. 17th Int. Conf. VLSI Design*, Mumbai, India, 2004, pp. 512–519, doi: [10.1109/ICVD.2004.1260972](https://doi.org/10.1109/ICVD.2004.1260972).
- [2] T. Hattori, "Design methodology of low-power microprocessors," in *Proc. ASP-DAC Asia South Pac. Design Autom. Conf.*, Kitakyushu, Japan, 2003, pp. 390–393, doi: [10.1109/ASPDAC.2003.1195046](https://doi.org/10.1109/ASPDAC.2003.1195046).
- [3] J. P. Brennan, A. Dean, S. Kenyon, and S. Ventrone, "Low power methodology and design techniques for processor design," in *Proc. Int. Symp. Low Power Electron. Design*, Monterey, CA, USA, 1998, pp. 268–273, doi: [10.1145/280756.280931](https://doi.org/10.1145/280756.280931).
- [4] M. Lueders *et al.*, "Architectural and circuit design techniques for power management of ultra-low-power MCU systems," *IEEE Trans. Very Large Scale Integr. (VLSI) Syst.*, vol. 22, no. 11, pp. 2287–2296, Nov. 2014, doi: [10.1109/TVLSI.2013.2290083](https://doi.org/10.1109/TVLSI.2013.2290083).
- [5] S. K. Varadharajan and V. Nallasamy, "Low power VLSI circuits design strategies and methodologies: A literature review," in *Proc. Conf. Emerg. Devices Smart Syst. (ICEDSS)*, Mallasamudram, India, 2017, pp. 245–251, doi: [10.1109/ICEDSS.2017.8073688](https://doi.org/10.1109/ICEDSS.2017.8073688).
- [6] S. A. Jankovic and D. M. Maksimovic, "Power saving modes in modern microcontroller design and chip diagnostics," in *Proc. 23rd Int. Conf. Microelectron.*, vol. 2, Nis, Yugoslavia, 2002, pp. 593–596, doi: [10.1109/MIEL.2002.1003327](https://doi.org/10.1109/MIEL.2002.1003327).
- [7] H. J. Park, D.-K. Woo, S.-T. Kim and P.-S. Mah, "Multi-level ultra low-power mode support mechanisms for wearable device," in *Proc. IEEE Int. Conf. Internet Things (iThings) IEEE Green Comput. Commun. (GreenCom) IEEE Cyber Phys. Soc. Comput. (CPSCom) IEEE Smart Data (SmartData)*, Chengdu, China, 2016, pp. 171–176, doi: [10.1109/iThings-GreenCom-CPSCom-SmartData.2016.53](https://doi.org/10.1109/iThings-GreenCom-CPSCom-SmartData.2016.53).
- [8] M. Chakraverty, Harisankar PS, and V. Ruparelia "Low power design practices for power optimization at the logic and architecture levels for VLSI system design," in *Proc. Int. Conf. Energy Efficient Technol. Sustain. (ICEETS)*, Nagercoil, India, 2016, pp. 727–733, doi: [10.1109/ICEETS.2016.7583845](https://doi.org/10.1109/ICEETS.2016.7583845).
- [9] N. N. Tan, D. Li, and Z. Wang, *Ultra-Low Power Integrated Circuit Design: Circuits, Systems, and Applications*. New York, NY, USA: Springer, 2013.
- [10] Z.-G. Yu and J.-H. Wei, "Low power design and implementation for a SoC," in *Proc. 9th Int. Conf. Solid-State Integr. Circuit Technol.*, Beijing, China, 2008, pp. 2184–2187, doi: [10.1109/ICSICT.2008.4735003](https://doi.org/10.1109/ICSICT.2008.4735003).
- [11] K. Roy, S. Mukhopadhyay, and H. Mahmoodi-Meimand, "Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuits," *Proc. IEEE*, vol. 91, no. 2, pp. 305–327, Feb. 2003, doi: [10.1109/JPROC.2002.808156](https://doi.org/10.1109/JPROC.2002.808156).

- [12] S. Mukhopadhyay, A. Raychowdhury and K. Roy, "Accurate estimation of total leakage current in scaled CMOS logic circuits based on compact current modeling," in *Proc. Design Autom. Conf.*, Anaheim, CA, USA, 2003, pp. 169–174, doi: [10.1145/775832.775877](https://doi.org/10.1145/775832.775877).
- [13] D. Lee, W. Kwong, D. Blaauw, and D. Sylvester, "Analysis and minimization techniques for total leakage considering gate oxide leakage," in *Proc. Design Autom. Conf.*, Anaheim, CA, USA, 2003, pp. 175–180, doi: [10.1145/775832.775878](https://doi.org/10.1145/775832.775878).
- [14] R. Salvador, A. Sanchez, X. Fan, and T. Gemmeke, "A cortex-M3 based MCU featuring AVS with 34nW static power, 15.3pJ/inst. active energy, and 16% power variation across process and temperature," in *Proc. IEEE 44th Eur. Solid-State Circuits Conf. (ESSCIRC)*, Dresden, Germany, 2018, pp. 278–281, doi: [10.1109/ESSCIRC.2018.8494312](https://doi.org/10.1109/ESSCIRC.2018.8494312).
- [15] N. Sirisantana, L. Wei, and K. Roy, "High-performance low-power CMOS circuits using multiple channel length and multiple oxide thickness," in *Proc. Int. Conf. Comput. Design*, Austin, TX, USA, 2000, pp. 227–232, doi: [10.1109/ICCD.2000.878290](https://doi.org/10.1109/ICCD.2000.878290).
- [16] S. Maitra, "Study of the variation of the threshold voltage with the doping concentration and channel length," in *Proc. Devices Integr. Circuit (DevIC)*, Kalyani, India, 2017, pp. 388–390, doi: [10.1109/DEVIC.2017.8073976](https://doi.org/10.1109/DEVIC.2017.8073976).
- [17] F. Salehuddin, I. Ahmad, F. A. Hamid, and A. Zaharim, "Impact of HALO structure on threshold voltage and leakage current in 45nm NMOS device," in *Proc. IEEE Asia-Pacific Conf. Circuits Syst.*, Kuala Lumpur, Malaysia, 2010, pp. 1147–1150, doi: [10.1109/APCCAS.2010.5774934](https://doi.org/10.1109/APCCAS.2010.5774934).
- [18] V. Bonfiglio and G. Iannaccone, "Evaluation of threshold voltage dispersion in 45 nm CMOS technology with TCAD-based sensitivity analysis," in *Proc. 14th Int. Workshop Comput. Electron.*, Pisa, Italy, 2010, pp. 1–4, doi: [10.1109/IWCE.2010.5678005](https://doi.org/10.1109/IWCE.2010.5678005).
- [19] Y. Chen and H. Jiao, "Standard cell optimization for ultra-low-voltage digital circuits," in *Proc. Int. Conf. IC Design Technol. (ICICDT)*, Suzhou, China, 2019, pp. 1–4, doi: [10.1109/ICICDT.2019.8790931](https://doi.org/10.1109/ICICDT.2019.8790931).
- [20] L. M. Naga and P. Mullangi, "Design and development of an ASIC standard cell library using 90nm technology node," in *Proc. Int. Conf. Comput. Commun. Informat. (ICCCI)*, Coimbatore, India, 2018, pp. 1–6, doi: [10.1109/ICCCI.2018.8441222](https://doi.org/10.1109/ICCCI.2018.8441222).
- [21] S. M. Sze and M.-K. Lee, *Semiconductor Devices: Physics and Technology*, 3rd ed. New York, NY, USA: Wiley, 2012.
- [22] W.-K. Yeh and J.-W. Chou, "Optimum halo structure for sub-0.1 $\mu\text{m}/\text{m}$ CMOSFETs," *IEEE Trans Electron Devices*, vol. 48, no. 10, pp. 2357–2362, Oct. 2001, doi: [10.1109/16.954477](https://doi.org/10.1109/16.954477).