

Received 16 September 2021; revised 16 October 2021; accepted 17 October 2021. Date of publication 20 October 2021; date of current version 26 October 2021. The review of this article was arranged by Editor C.-M. Zetterling.

Digital Object Identifier 10.1109/JEDS.2021.3121441

# Enhancement-Mode Characteristics of $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{AlN}/\text{SiC}$ MOS-HFETs

CHING-SUNG LEE<sup>1</sup> (Member, IEEE), CHIA-LUN LI<sup>1</sup>, WEI-CHOU HSU<sup>2</sup>, CHENG-YANG YOU<sup>2</sup>,  
AND HAN-YIN LIU<sup>3</sup> (Member, IEEE)

<sup>1</sup> Department of Electronic Engineering, Feng Chia University, Taichung 40857, Taiwan

<sup>2</sup> Institute of Microelectronics, Department of Electrical Engineering, National Cheng Kung University, Tainan 70101, Taiwan

<sup>3</sup> Department of Electrical Engineering, National Sun Yat-sen University, Kaohsiung 804, Taiwan

CORRESPONDING AUTHOR: C.-S. LEE (e-mail: cslee@fcu.edu.tw)

This work was supported by the Ministry of Science and Technology, R.O.C., under Contract MOST 108-2221-E-035-038-MY3.

**ABSTRACT** Widegap-channel  $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{AlN}/\text{SiC}$  metal-oxide-semiconductor heterostructure field-effect transistors (MOS-HFETs) with ultrasonic spray pyrolysis deposition (USPD) grown  $\text{Al}_2\text{O}_3$  gate-oxide demonstrating enhancement-mode (E-mode) operation are investigated for the first time. The E-mode operation was achieved by using fluorine ions ( $\text{F}^-$ ) implantation. In comparison, conventional Schottky-gate device (sample A) and MOS-HFET (sample B) showing depletion-mode (D-mode) operation were fabricated on the same epitaxial structure. The device characteristics with respect to different gate-to-drain spacings ( $L_{GD}$ ) of 6  $\mu\text{m}$  and 14  $\mu\text{m}$  have also been studied. The present E-mode  $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{AlN}$  MOS-HFET (sample C) with  $L_{GD} = 6$  (14)  $\mu\text{m}$  has demonstrated improved maximum drain-source current density ( $I_{DS,max}$ ) of 206.3 (163.5) mA/mm at  $V_{DS} = 20$  V, maximum extrinsic transconductance ( $g_{m,max}$ ) of 32.9 (22.0) mS/mm, on/off-current ratio ( $I_{on}/I_{off}$ ) of  $3.7 \times 10^9$  ( $1.8 \times 10^9$ ), two-terminal off-state gate-drain breakdown voltage ( $BV_{GD}$ ) of  $-370$  ( $-475$ ) V, and three-terminal on-state drain-source breakdown voltage ( $BV_{DS}$ ) of 330 395 V.


**INDEX TERMS** Widegap AlGaIn channel, MOS-HFET, enhancement-mode,  $\text{Al}_2\text{O}_3$ , non-vacuum ultrasonic spray pyrolysis deposition.

## I. INTRODUCTION

Widegap-channel heterostructure field-effect transistors (HFETs) have been pioneered [1]–[3] due to the increasing needs of high-voltage power-switching devices for vehicle electronics and 5G communication applications [4]–[5]. The AlGaIn compound semiconductors with wide bandgap, high Johnson's figure-of-merit (JFOM) [6], and high Baliga's figure-of-merit (BFOM) [7] are suitable channel materials. Besides, HFETs with enhancement-mode (E-mode) operation are essential to simplification of circuit implementation for power-switching applications. Various gate engineering techniques have been studied to obtain E-mode operation for nitride-based devices, including gate recess [8]–[9],  $\text{p}^+$ -AlGaIn/GaN barrier [10]–[11], and fluorine plasma treatment [12]–[13]. Our previous works have studied widegap Si-doped AlGaIn-channel metal-oxide-semiconductor HFETs (MOS-HFETs) showing depletion-mode (D-mode) operation [14]–[15]. This work

reports, for the first time,  $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{AlN}/\text{SiC}$  MOS-HFETs with USPD-grown  $\text{Al}_2\text{O}_3$  gate-oxide showing E-mode characteristics. The fluorine ions ( $\text{F}^-$ ) implantation was employed to increase the threshold voltage ( $V_{th}$ ) and to achieve E-mode operation. Furthermore, the MOS-gate structure, oxide passivation, and increased gate-to-drain spacing designs were used to suppress the gate leakages, reduce the gate-drain electric field, and increase the breakdown voltages.  $\text{Al}_2\text{O}_3$  was formed within the drain-to-source region to serve as high-k gate-dielectric and surface passivation layer at the same time by using a cost-effective non-vacuum ultrasonic spray pyrolysis deposition (USPD) [16]–[17] technique. In comparison, conventional Schottky-gate HFET (sample A) and D-mode MOS-HFET without implanted  $\text{F}^-$  were fabricated and characterized at the same time. Device characteristics with varied gate-to-drain spacings ( $L_{GD}$ ) of 6  $\mu\text{m}$  and 14  $\mu\text{m}$  have also been investigated.


This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see <https://creativecommons.org/licenses/by/4.0/>




**FIGURE 1.** Schematic device structures of (a) conventional Schottky-gate HFET, (b) D-mode MOS-HFET, and (c) the present E-mode MOS-HFET.  $L_{GD}$  was varied to be 6  $\mu\text{m}$  and 12  $\mu\text{m}$ .

## II. MATERIAL GROWTH AND DEVICE FABRICATION

Figs. 1(a)–(c) show the schematic device structures of (a) conventional Schottky-gate HFET (sample A), (b) D-mode MOS-HFET (sample B), and (c) the present E-mode MOS-HFET with  $\text{F}^-$  implantation (sample C). All the three devices were fabricated at the same time on the identical epitaxial structure. The layer structures were grown on a SiC substrate by using a low-pressure metal-organic chemical vapor deposition (LP-MOCVD) system, including an intrinsic 200-nm AlN buffer, an intrinsic 200-nm  $\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$  channel, and an intrinsic 20-nm  $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}$  barrier. Standard photo-lithography and lift-off techniques were used for device fabrication [18]. For sample C, mesa etching was performed to provide electrical isolation for neighboring devices by using an inductively coupled-plasma reactive ion etcher (ICP-RIE). The etching barrier is 100-nm thick Ni layer. The ICP power is 110 W. The etching gas is  $\text{BCl}_3$  with a flow rate of 40 sccm. The dry etching rate is about 36 nm/min. The source/drain electrodes were deposited directly on the  $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}$  barrier. The thickness of Ti/Al/Ni/Au metal stack is 12.5 nm/175 nm/30 nm/40 nm. The source/drain ohmic contacts were formed by annealing the sample for 60 seconds at 900°C by using an ULVAC MILA-5000 rapid thermal annealing (RTA) system. After the gate photography, the  $\text{F}^-$  ions were implanted into the exposed  $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}$  barrier. The reacting gas is  $\text{CHF}_3$  with a flow rate of 50 sccm. The process time was tuned to be 115 seconds. Then, a 25-nm  $\text{Al}_2\text{O}_3$  oxide was deposited, by using USPDP technique, on the barrier within the drain-to-source region to serve as high- $k$  gate dielectric and surface passivation layer simultaneously. Finally, Ni (150 nm)/Au (40 nm) gate electrode was evaporated to complete the device fabrication, as shown in Fig. 1(c). Schottky-gate and MOS-gate were fabricated on the barrier and  $\text{Al}_2\text{O}_3$ , respectively, for samples A and B without conducting  $\text{F}^-$  implantation. The gate dimensions are  $2 \times 100 \mu\text{m}^2$ . The gate-to-source spacing is 2  $\mu\text{m}$ . Devices were fabricated at the same time for samples A-C with varied  $L_{GD}$  of 6  $\mu\text{m}$  and 14  $\mu\text{m}$  to investigate the electric and deep-UV sensing characteristics. Fig. 2(a) shows the cross-sectional transmission electron microscopy (TEM) photo of the epitaxial structure for sample C. The layer thicknesses were verified as designed. The thickness of the USPDP-grown  $\text{Al}_2\text{O}_3$  was determined to be 25 nm. Besides, Fig. 2(b) shows the secondary ion-mass



**FIGURE 2.** (a) Cross-sectional TEM photo of the epitaxial structure for sample C; (b) the SIMS profiles of Al and F contents under the gate oxide of sample C.




**FIGURE 3.** XPS profiles of (a) Al 2p and (b) O 1s for the USPDP-grown  $\text{Al}_2\text{O}_3$ .


spectroscopy (SIMS) profiles of both Al and F contents under the gate oxide of sample C. The  $\text{F}^-$  ions were successfully implanted within the surface of  $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}$  barrier.

## III. EXPERIMENTAL RESULTS AND DISCUSSION

Hall measurement was performed for the epitaxial sample under a magnetic field of 5000 G at 300 K. The electron mobility ( $\mu_n$ ) and the two-dimensional electron gas concentration ( $n_{2DEG}$ ) were determined to be 266.6  $\text{cm}^2/\text{V}\cdot\text{sec}$  and  $1.37 \times 10^{13} \text{ cm}^{-2}$ , contributing to the  $\mu_n \cdot n_{2DEG}$  product of  $3.65 \times 10^{15} (\text{V}\cdot\text{sec})^{-1}$  and the equivalent conductivity of  $1.95 \times 10^2 (\Omega\cdot\text{cm})^{-1}$ . The 2DEG was formed due to the polarization effect [19] and confined in the widegap channel of the  $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}$  heterostructure. The X-ray photo-electron spectroscopy (XPS) was measured for the USPDP-grown  $\text{Al}_2\text{O}_3$  oxide. Figs. 3(a)–(b) show the characterized Al 2p and O 1s profiles with respect to binding energy. The Al 2p peak was found to be 74.9 eV, which is identical to that [20] of  $\text{Al}_2\text{O}_3$  grown by atomic layer deposition (ALD). The O 1s peak associated with Al-O bonds was located at 531.2 eV, which is closer to the binding energy peak at 531.1 eV [21] of sapphire than the characterized 531.5 eV [20] of ALD-grown  $\text{Al}_2\text{O}_3$ . The USPDP-grown  $\text{Al}_2\text{O}_3$  has shown similar binding energies to those in an ALD-deposited  $\text{Al}_2\text{O}_3$ . Forming low contact resistances ( $R_C$ ) are challenges for AlGaN channel devices, since it is difficult to form good ohmic contact on high Al-ratio AlGaN barrier with low electron affinity. Heavily-doped AlGaN barrier with graded channel [22] and graded  $\text{Al}_x\text{Ga}_{1-x}\text{N}$  barrier with  $x = 0$  on the surface [23] have been used to reduce  $R_C$ . Fig. 4 shows the measured resistance characteristics by using the transfer length method (TLM) [24]




**FIGURE 4.** The measured TLM resistance characteristics at 300 K.



**FIGURE 5.** The measured C-V hysteresis characteristics for (a) Schottky-diode, (b) MOS-diode, and (c)  $\text{F}^-$  MOS-diode at 300 K.

at spacings of 5  $\mu\text{m}$ , 10  $\mu\text{m}$ , 15  $\mu\text{m}$ , 20  $\mu\text{m}$ , and 25  $\mu\text{m}$ . The specific contact resistivity ( $\rho_c$ ) and  $R_C$  were determined to be  $4.7 \times 10^{-4} \Omega\text{-cm}^2$  and 252.4  $\Omega\text{-mm}$ , which are comparable to our previous work [15] by using source/drain recess etching and, yet, higher than 140  $\Omega\text{-mm}$  [22] and 14  $\Omega\text{-mm}$  [23]. This indicated the undoped  $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}$  barrier was too high for proper electron injection at the semiconductor/metal interface.


Figs. 5(a)–(b) show the measured C-V hysteresis characteristics for the Schottky-diode, MOS-diode, and  $\text{F}^-$  implanted MOS-diode ( $\text{F}^-$  MOS-diode) at 300 K, which are corresponding to the gate structures of samples A–C. The diode area is  $8000 \mu\text{m}^2$ . The bias was increased from  $-10$  ( $-5$ ) V to 0 (5) V for samples A–B (C) and, then, decreased back to the starting voltage immediately. The hysteresis voltage ( $\Delta V$ ) calculated by the voltage difference between the mid-points of the C-V curves are 1.2 V, 0.5 V, and 0.6 V for the Schottky-diode, MOS-diode, and  $\text{F}^-$  MOS-diode.  $\Delta V$  was mainly caused by the acceptor-like states in the  $\text{Al}_2\text{O}_3$  or at the  $\text{Al}_2\text{O}_3/\text{AlGaIn}$  interface [25]. Lower  $\Delta V$  of MOS-diodes in samples B–C than Schottky-diode in sample A indicated the improved interface property by USPD-grown  $\text{Al}_2\text{O}_3$  passivation, since the trapping and detrapping phenomena [26] were effectively reduced.



**FIGURE 6.** C-V curves measured at 1 MHz and 10 kHz for (a) MOS-diode and (b)  $\text{F}^-$  MOS-diode at 300 K; the insets show the extracted  $D_{it}$  profiles.


Though the  $\text{F}^-$  implantation has slightly increased  $\Delta V$  in sample C, comparable interface property is maintained. Besides, the equivalent oxide capacitance ( $C_{ox}$ ) was extracted [17] to be 27.3 pF. The permittivity of the deposited  $\text{Al}_2\text{O}_3$  was determined to be  $k = 9.6$ . Figs. 6(a)–(b) show the C-V curves measured at 1 MHz and 10 kHz for the MOS-diode and  $\text{F}^-$  MOS-diode at 300 K. In addition to the shifted C-V curve caused by the implanted  $\text{F}^-$  ions, higher capacitance of  $\text{F}^-$  MOS-diode than MOS-diode was due to the barrier etching effect [27] accompanied by the  $\text{CHF}_3$  plasma treatment. Decreased separation to the 2DEG channel has increased the capacitance. The interface density ( $D_{it}$ ) can be characterized by using the high/low-frequency method [28]. The extracted  $D_{it}$  profiles were shown in the insets of Fig. 6. The averaged  $D_{it}$  values of the MOS-diode and  $\text{F}^-$  MOS-diode are  $8.24 \times 10^{10} \text{ cm}^{-2}\text{-eV}^{-1}$  and  $9.31 \times 10^{10} \text{ cm}^{-2}\text{-eV}^{-1}$ . The  $D_{it}$  ranges are about  $\sim 10^{11} \text{ cm}^{-2}\text{-eV}^{-1}$  for both diodes, which are approximately 1 order lower than those in ALD-deposited  $\text{Al}_2\text{O}_3$  [29], ALD-deposited  $\text{ZrO}_2$  [30], and SiN grown by plasma-enhanced chemical vapor deposition (PECVD) [31].

Figs. 7(a)–(c) show the common-source current-voltage ( $I_{DS}$ - $V_{DS}$ ) characteristics (left) at 300 K and the transfer extrinsic transconductance ( $g_m$ ) and saturated drain-source current ( $I_{DS}$ ) density as functions of  $V_{GS}$  for samples A–C biased at  $V_{DS} = 20$  V with  $L_{GD} = 6 \mu\text{m}$  and  $14 \mu\text{m}$ , respectively. The devices were measured by using a KEITHLEY 4200 analyzer. The  $V_{GS}$  voltage was varied from  $-8/-10/0$  V to  $2/10/10$  V at 1 V/step for samples A/B/C, as indicated in Figs. 7(a)–(c). Good pinch-off was observed in the studied devices. The maximum  $I_{DS}$  ( $I_{DS,max}$ ) densities for samples A–C with  $L_{GD} = 6$  (14)  $\mu\text{m}$  were found to be 134.3 (117.3) mA/mm, 413.4 (348.9) mA/mm, and 206.3 (163.5) mA/mm at  $V_{DS} = 20$  V, with the maximum extrinsic transconductance ( $g_{m,max}$ ) of 31.9 (24.9) mS/mm, 32.1 (28.5) mS/mm, and 32.9 (22.0) mS/mm. The dynamic turn-on resistances ( $R_{on}$ ) samples A–C with  $L_{GD} = 6$  (14)  $\mu\text{m}$  were calculated to be 74.1 (118.3)  $\Omega$ , 57.5 (92.4)  $\Omega$ , and 61.6 (95.0)  $\Omega$ . The corresponding field mobility ( $\mu_{fe}$ ) were 71.1 (63.1)  $\text{cm}^2/\text{V}\text{-sec}$ , 88.9 (79.4)  $\text{cm}^2/\text{V}\text{-sec}$ , and 86.4 (74.0)  $\text{cm}^2/\text{V}\text{-sec}$ . The threshold voltages ( $V_{th}$ ) for the D-mode devices were determined by the extrapolated intercept of the  $(I_{DS})^{1/2}$  line to the  $V_{GS}$ -axis, while  $V_{th}$  of the E-mode device is the corresponding  $V_{GS}$  bias where  $I_{DS} =$



**FIGURE 7.** Common-source  $I_{DS}$ - $V_{DS}$  characteristics (left) at 300 K and the transfer  $g_m$  and  $I_{DS}$  as functions of  $V_{GS}$  (right) for samples (a)A, (b) B, and (c) C with  $L_{GD} = 6 \mu\text{m}$  and  $14 \mu\text{m}$ , respectively.

1  $\mu\text{A}/\text{mm}$ . The respective  $V_{th}$  values were determined to be  $-5.5$  ( $-4.7$ ) V,  $-7.0$  ( $-6.3$ ) V, and  $1.2$  ( $1.6$ ) V for samples A-C with  $L_{GD} = 6$  ( $14$ )  $\mu\text{m}$ . The  $V_{th}$  values of samples B-C approximately agree with the C-V threshold of MOS-diode and F<sup>-</sup>-implanted MOS-diode, as shown in Fig. 5 (b)–(c). Sample B has demonstrated enhanced D-mode characteristics than the control sample A. Improved  $I_{DS}$  and reduced  $R_{on}$  are mainly resulted from the reduced channel depletion [32] due to passivated interface by the USPD-grown  $\text{Al}_2\text{O}_3$  covering the barrier surface between the drain/source electrodes. Higher  $g_{m,max}$  of sample B than sample A is due to the enhanced gate modulation capability by the high-k gate oxide of  $\text{Al}_2\text{O}_3$ . Besides, E-mode operation has been successfully achieved in sample C by the F<sup>-</sup> implantation. The obtained high  $V_{th}$  value is favorable to noise immunity for circuit switching application. The on/off-current ratios ( $I_{on}/I_{off}$ ) for samples A-C with  $L_{GD} = 6$  ( $14$ )  $\mu\text{m}$  were determined to be  $1.1 \times 10^4$  ( $2.4 \times 10^4$ ),  $7.3 \times 10^8$  ( $1.2 \times 10^9$ ), and  $3.7 \times 10^9$  ( $1.8 \times 10^9$ ). The subthreshold slope (SS) was defined to be the required  $V_{GS}$  difference to obtain 10 times increase/decrease in the  $I_{DS}$  density. It represents the device switching performance for transistor operation. The corresponding SS are 481.0 (522.2) mV/dec, 105.0 (94.4) mV/dec,



**FIGURE 8.**  $I_{DS}$ - $V_{DS}$  curves at  $V_{GS} = 10$  V for sample C with  $L_{GD} = 6 \mu\text{m}$  at 300-450 K.

and 87.3 (91.7) mV/dec. Sample B has shown improved  $I_{on}/I_{off}$  and SS characteristics than sample A due to enhanced gate insulation,  $g_{m,max}$  gain, and  $I_{DS}$  density. It can also be seen that all devices with large  $L_{GD}$  have shown degraded  $g_{m,max}$ ,  $I_{DS}$ , and SS characteristics. This is due to the increased channel resistance and reduced gate-drain electric field with large  $L_{GD}$ . Nevertheless, higher  $I_{on}/I_{off}$  was observed in both D-mode samples A-B with larger  $L_{GD}$ , since  $I_{off}$  was decreased significantly. Though the  $I_{on}/I_{off}$  ratio of sample C was slightly decreased at  $L_{GD} = 14 \mu\text{m}$ , superior  $I_{on}/I_{off}$  and SS performances in E-mode operation are achieved, which are beneficial to circuit switching applications. Fig. 8 shows the  $I_{DS}$ - $V_{DS}$  curves at  $V_{GS} = 10$  V for sample C with  $L_{GD} = 6 \mu\text{m}$  at 300-450 K.  $I_{DS}$  was observed to decrease with temperature. It is possibly due to the degraded transport property by the carrier-carrier scattering, since more electrons were thermally generated at higher temperature. Besides,  $V_{th}$  was characterized to be 0.8 V, 0.4 V, and  $-0.3$  V at 350 K, 400 K, and 450 K. The present sample C can maintain E-mode operation up to 400 K and has returned to D-mode at 450 K due to thermal diffusion of F<sup>-</sup> ions [33].

Figs. 9–10 show the two-terminal off-state gate-drain breakdown voltage ( $BV_{GD}$ ) and three-terminal on-state drain-source breakdown voltage ( $BV_{DS}$ ) characteristics at 300 K for samples A-C with  $L_{GD} = 6 \mu\text{m}$  and  $14 \mu\text{m}$ , respectively.  $BV_{GD}$  and  $BV_{DS}$  were defined to be the corresponding biases where the  $I_{GD}$  and  $I_{DS}$  densities reached 1 mA/mm.  $V_{GS}$  was biased at  $-20$  ( $-10$ ) V when characterizing  $BV_{DS}$  for samples A-B (C). The measured  $BV_{GD}$  for samples A-C at  $L_{GD} = 6$  ( $14$ )  $\mu\text{m}$  are  $-325$  ( $-360$ ) V,  $-355$  ( $-480$ ) V, and  $-370$  ( $-475$ ) V. The corresponding  $BV_{DS}$  are 330 (375) V, 340 (400) V, and 330 (395) V. All three devices have shown good breakdown characteristics due to the effective reduction in gate/substrate leakages by the devised widegap  $\text{Al}_{0.65}\text{Ga}_{1-x}\text{N}/\text{AlN}$  barrier/buffer layers. Enhanced breakdown performance at large  $L_{GD}$  spacing were expected due to decreased gate-drain electric field. Both samples B and C with different D-mode and E-mode operations have exhibited superior  $BV_{DS}$  and  $BV_{GD}$  performance as compared to sample A. It is attributed by the MOS-gate design to further suppress the gate leakage due to reduced thermionic emission and passivated surface states. The breakdown performance and lateral electric field were strongly related to the gate/drain




FIGURE 9.  $BV_{GD}$  characteristics at 300 K of samples (a) A, (b) B, and (c) C with  $L_{GD} = 6 \mu\text{m}$  and  $14 \mu\text{m}$ , respectively.




FIGURE 10.  $BV_{DS}$  characteristics at 300 K of samples (a) A, (b) B, and (c) C with  $L_{GD} = 6 \mu\text{m}$  and  $14 \mu\text{m}$ , respectively.

isolation designs, including gate dielectric, field-plate, gate-drain recess, or composite passivation. Besides, the reduction of the source/drain contact resistance is essential to the breakdown characteristics for widegap channel devices. Sample B has shown improved D-mode characteristics as compared to other high-Al content AlGaN devices [22]–[23] with  $I_{DS,max} = 126 \text{ mA/mm}$  and  $350 \text{ mA/mm}$ ,  $g_{m,max} = 4.6$  and  $9 \text{ mS/mm}$ ,  $I_{on}/I_{off} = 10^4$  and  $10^7$ ,  $BV_{GD} = -375 \text{ V}$ , and  $BV_{DS} = 116$  and  $275 \text{ V}$ . Besides, the present sample C is also superior to other E-mode devices [34]–[35] showing  $I_{DS,max} = 102 \text{ mA/mm}$  and  $90 \text{ mA/mm}$ ,  $g_{m,max}$

TABLE 1. Device characteristics of sample A.

$L_{GD}$	6 $\mu\text{m}$	8 $\mu\text{m}$	10 $\mu\text{m}$	12 $\mu\text{m}$	14 $\mu\text{m}$
$I_{DS,max}$ (mA/mm)	134.3	131.3	129.9	127.1	117.3
$g_{m,max}$ (mS/mm)	31.9	33.0	25.9	24.1	24.9
$V_{th}$ (V)	-5.5	-5.2	-4.9	-4.8	-4.7
$I_{on}/I_{off}$ ( $\times 10^4$ )	1.1	1.1	1.3	2.0	2.4
$BV_{GD}$ (V)	-325	-330	-350	-355	-360
$BV_{DS}$ (V)	330	340	350	360	375

TABLE 2. Device characteristics of sample B.

$L_{GD}$	6 $\mu\text{m}$	8 $\mu\text{m}$	10 $\mu\text{m}$	12 $\mu\text{m}$	14 $\mu\text{m}$
$I_{DS,max}$ (mA/mm)	413.4	411.4	397.0	381.4	348.9
$g_{m,max}$ (mS/mm)	32.1	31.5	30.9	30.5	28.5
$V_{th}$ (V)	-7.0	-6.6	-6.4	-6.4	-6.3
$I_{on}/I_{off}$ ( $\times 10^8$ )	7.3	8.5	9.1	10.5	12
$BV_{GD}$ (V)	-355	-380	-400	-420	-480
$BV_{DS}$ (V)	340	350	360	370	400

TABLE 3. Device characteristics of sample C.

$L_{GD}$	6 $\mu\text{m}$	8 $\mu\text{m}$	10 $\mu\text{m}$	12 $\mu\text{m}$	14 $\mu\text{m}$
$I_{DS,max}$ (mA/mm)	206.3	185.3	173.1	169.8	163.5
$g_{m,max}$ (mS/mm)	32.9	26.7	23.3	22.8	22.0
$V_{th}$ (V)	1.2	1.4	1.4	1.5	1.6
$I_{on}/I_{off}$ ( $\times 10^9$ )	3.7	2.8	2.7	2.0	1.8
$BV_{GD}$ (V)	-370	-400	-420	-460	-475
$BV_{DS}$ (V)	330	345	380	390	395

$= 32 \text{ mS/mm}$  and  $13 \text{ mS/mm}$ , and  $I_{on}/I_{off} = 10^7$  and  $10^8$ . Tables 1–3 summarizes the device characteristics for samples A–C with complete  $L_{GD}$  variation of  $6 \mu\text{m}$ ,  $8 \mu\text{m}$ ,  $10 \mu\text{m}$ ,  $12 \mu\text{m}$ , and  $14 \mu\text{m}$ . It can be seen that both  $I_{DS,max}$  and  $g_{m,max}$  decreased with  $L_{GD}$  for all devices, which are mainly caused the increased channel resistance since the drain-to-source distances were also increased.  $V_{th}$  was observed to increase with  $L_{GD}$ . It is because that more negative  $V_{GS}$  bias was needed to turn off higher  $I_{DS}$  conduction for the D-mode operation samples A–B with smaller  $L_{GD}$ . On the other hand, more positive  $V_{GS}$  bias was required to initiate  $I_{DS}$  conduction for the E-mode sample C with lower  $g_m$  gain at larger  $L_{GD}$ . The  $I_{on}/I_{off}$  dependences on  $L_{GD}$  are similar to the  $V_{th}$  variations. For samples A–B, the decrease in  $I_{off}$  at large

$L_{GD}$  has dominated the  $I_{on}/I_{off}$  performance. Higher  $I_{on}$  at smaller  $L_{GD}$  has resulted in higher  $I_{on}/I_{off}$  ratio in the E-mode sample C. Besides, both  $BV_{GD}$  and  $BV_{DS}$  performance were improved with  $L_{GD}$ . It is mainly caused by the relieved electric field by the increased  $L_{GD}$  separation.

#### IV. CONCLUSION

E-mode characteristics of  $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}/\text{Al}_{0.3}\text{Ga}_{0.7}\text{N}/\text{AlN}/\text{SiC}$  MOS-HFETs with USPD-grown high-k  $\text{Al}_2\text{O}_3$  gate-oxide are investigated. The E-mode operation has been successfully achieved by F<sup>-</sup> implantation into the  $\text{Al}_{0.65}\text{Ga}_{0.35}\text{N}$  barrier surface. Improved gate insulation, enhanced gate modulation, and effective surface passivation are obtained at the same time by using the cost-effective USPD technique. Devices with Schottky-gate and MOS-gate structures showing D-mode operation were fabricated in comparison. The present E-mode MOS-HFET design with  $L_{GD} = 6$  (14)  $\mu\text{m}$  has demonstrated superior  $I_{DS,max}$  of 206.3 (163.5) mA/mm,  $g_{m,max}$  of 32.9 (22.0) mS/mm,  $I_{on}/I_{off}$  of  $3.7 \times 10^9$  ( $1.8 \times 10^9$ ), SS of 87.3 (91.7) mV/dec,  $BV_{GD}$  of  $-370$  ( $-475$ ) V, and  $BV_{DS}$  of 330 (395) V with  $V_{th} = 1.2$  (1.6) V and. The present E-mode widegap-channel MOS-HFET are suitable for high-voltage power-switching applications.

#### REFERENCES

- [1] T. Nanjo *et al.*, "First operation of AlGa<sub>N</sub> channel high electron mobility transistors," *Appl. Phys. Exp.*, vol. 1, no. 1, pp. 1–3, Jan. 2008.
- [2] T. Nanjo *et al.*, "AlGa<sub>N</sub> channel HEMT with extremely high breakdown voltage," *IEEE Trans. Electron Devices*, vol. 60, no. 3, pp. 1046–1053, Mar. 2013.
- [3] M. Xiao *et al.*, "High Performance  $\text{Al}_{0.10}\text{Ga}_{0.90}\text{N}$  Channel HEMTs," *IEEE Electron Device Lett.*, vol. 39, no. 8, pp. 1149–1151, Aug. 2018.
- [4] T. Kachi, "Recent progress of GaN power devices for automotive applications," *Jpn. J. Appl. Phys.*, vol. 53, Sep. 2014, Art. no. 100210.
- [5] R. Ma, K. H. Teo, S. Shinjo, K. Yamanaka, and P. M. Asbeck, "A GaN PA for 4G LTE-advanced and 5G: Meeting the telecommunication needs of various vertical sectors including automobiles, robotics, health care, factory automation, agriculture, education, and more," *IEEE Microw. Mag.*, vol. 18, no. 7, pp. 77–85, Nov./Dec. 2017.
- [6] E. O. Johnson, "Physical limitations on frequency and power parameters of transistors," *RCA Rev.*, vol. 26, pp. 163–177, Jun. 1965.
- [7] B. J. Baliga, "Semiconductors for high-voltage, vertical channel field-effect transistors," *J. Appl. Phys.*, vol. 53, no. 3, pp. 1759–1764, Mar. 1982.
- [8] M. Kanamura *et al.*, "Enhancement-mode GaN MIS-HEMTs With n-GaN/i-AlN/n-GaN triple cap layer and high-k gate dielectrics," *IEEE Electron Device Lett.*, vol. 31, no. 3, pp. 189–191, Mar. 2010.
- [9] W. B. Lanford, T. Tanaka, Y. Otoki, and I. Adesida, "Recessed-gate enhancement-mode GaN HEMT with high threshold voltage," *Electron Lett.*, vol. 41, no. 7, pp. 449–450, Mar. 2005.
- [10] Y. Uemoto *et al.*, "Gate injection transistor (GIT)—A normally-off AlGa<sub>N</sub>/Ga<sub>N</sub> power transistor using conductivity modulation," *IEEE Trans. Electron Devices*, vol. 54, no. 12, pp. 3393–3399, Dec. 2007.
- [11] I. Hwang *et al.*, "P-GaN Gate HEMTs with tungsten gate metal for high threshold voltage and low gate current," *IEEE Electron Device Lett.*, vol. 34, no. 2, pp. 202–204, Feb. 2013.
- [12] J.-H. Lin, S.-J. Huang, C.-H. Lai, and Y.-K. Su, "Normally-off AlGa<sub>N</sub>/Ga<sub>N</sub> high-electron-mobility transistor on Si(111) by recessed gate and fluorine plasma treatment," *Jpn. J. Appl. Phys.*, vol. 55, Nov. 2015, Art. no. 01AD05.
- [13] C. S. Lee, H. Y. Liu, W. C. Hsu, and S. F. Chen, "Normally-off AlGa<sub>N</sub>/AlN/GaN/Si oxide-passivated HEMTs and MOSHEMTs by using  $\text{CF}_4$  plasma and ozone water oxidation treatment," *Mater. Sci. Semicond. Process.*, vol. 59, pp. 1–4, Mar. 2017.
- [14] C. S. Lee, Y. J. Lin, W. C. Hsu, Y. P. Huang, and C. Y. You, "Improved electrical and deep-UV sensing characteristics of  $\text{Al}_2\text{O}_3$ -dielectric AlGa<sub>N</sub>/AlN/SiC MOS-HFETs," *ECS J. Solid State Sci. Technol.*, vol. 9, Oct. 2020, Art. no. 105002.
- [15] C.-S. Lee, Y.-T. Shen, W.-C. Hsu, Y.-P. Huang, and C.-Y. You, " $\text{Al}_{0.75}\text{Ga}_{0.25}\text{N}/\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{Al}_{0.75}\text{Ga}_{0.25}\text{N}/\text{AlN}/\text{SiC}$  metal-oxide-semiconductor heterostructure field-effect transistors with symmetrically-graded widegap channel," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 9–14, 2019.
- [16] B.-Y. Chou *et al.*, " $\text{Al}_2\text{O}_3$ -passivated AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs by using nonvacuum ultrasonic spray pyrolysis deposition technique," *IEEE Electron Device Lett.*, vol. 35, no. 9, pp. 903–905, Sep. 2014.
- [17] C.-S. Lee, W.-C. Hsu, H.-Y. Liu, and Y.-C. Chen, " $\text{Al}_2\text{O}_3$ -dielectric  $\text{In}_{0.18}\text{Al}_{0.82}\text{N}/\text{AlN}/\text{GaN}/\text{Si}$  metal-oxide-semiconductor heterostructure field-effect transistors with backside substrate metal-trench structure," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 68–73, 2017.
- [18] C. L. Li, "Investigations on enhancement mode AlGa<sub>N</sub> wide gap channel metal-oxide-semiconductor heterostructure field-effect transistors," M.S. thesis, Dept. Electron. Eng., Feng Chia Univ., Taichung, Taiwan, Jul. 2021.
- [19] S. Heikman, S. Keller, Y. Wu, J. S. Speck, S. P. DenBaars, and U. K. Mishra, "Polarization effects in AlGa<sub>N</sub>/Ga<sub>N</sub> and GaN/AlGa<sub>N</sub>/Ga<sub>N</sub> heterostructures," *J. Appl. Phys.*, vol. 93, no. 12, pp. 10114–10118, May 2003.
- [20] L. Cheng *et al.*, "Atomic layer deposition of a high-k dielectric on  $\text{MoS}_2$  using trimethylaluminum and ozone," *ACS Appl. Mater. Interfaces*, vol. 6, pp. 11834–11838, Jul. 2014.
- [21] J. F. Moulder, W. F. Stickle, P. E. Sobol, and K. D. Bomben, *Handbook of X-Ray Photoelectron Spectroscopy*. Eden Prairie, MN, USA: Perkin-Elmer, 1992.
- [22] J. Lemettinen, N. Chowdhury, H. Okumura, I. Kim, S. Suihkonen, and T. Palacios, "Nitrogen-polar polarization-doped field-effect transistor based on  $\text{Al}_{0.8}\text{Ga}_{0.2}\text{N}/\text{AlN}$  on SiC with drain current over 100 mA/mm," *IEEE Electron Device Lett.*, vol. 40, no. 8, pp. 1245–1248, Aug. 2019.
- [23] S. Bajaj *et al.*, "High Al-content AlGa<sub>N</sub> transistor with 0.5 A/mm current density and lateral breakdown field exceeding 3.6 MV/cm," *IEEE Electron Device Lett.*, vol. 39, no. 2, pp. 256–259, Feb. 2018.
- [24] D. K. Schroder, *Semiconductor Materials and Device Characterization*. Hoboken, NJ, USA: Wiley, 2003.
- [25] S. Huang, S. Yang, J. Roberts, and K. J. Chen, "Characterization of  $V_{th}$ -instability in  $\text{Al}_2\text{O}_3/\text{GaN}/\text{AlGa}_N/\text{Ga}_N$  MIS-HEMTs by quasi-static C-V measurement," *Physica Status Solidi C*, vol. 9, nos. 3–4, pp. 923–926, Mar. 2012.
- [26] K. Omika *et al.*, "Dynamics of surface electron trapping of a GaN-based transistors revealed by spatiotemporally resolved x-ray spectroscopy," *Appl. Phys. Lett.*, vol. 117, Oct. 2020, Art. no. 171605.
- [27] Y. Zhang, M. Sun, S. J. Joglekar, T. Fujishima, and T. Palacios, "Threshold voltage control by gate oxide thickness in fluorinated GaN metal-oxide-semiconductor high-electron-mobility transistor," *Appl. Phys. Lett.*, vol. 103, Jul. 2013, Art. no. 033524.
- [28] D. Gregušová, R. Stoklas, K. Čičo, T. Lalinský, and P. Kordoš, "AlGa<sub>N</sub>/Ga<sub>N</sub> metal-oxide-semiconductor heterostructure field-effect transistors with 4 nm thick  $\text{Al}_{20}3$  gate oxide," *Semicond. Sci. Technol.*, vol. 22, no. 8, pp. 947–951, Aug. 2007.
- [29] A. Calzolaro, N. Szabó, A. Großer, J. Gärtner, T. Mikolajick, and A. Wachowiak, "Surface preconditioning and postmetallization anneal improving interface properties and  $V_{th}$  stability under positive gate bias stress in AlGa<sub>N</sub>/Ga<sub>N</sub> MIS-HEMTs," *Physica Status Solidi A*, vol. 218, Jan. 2021, Art. no. 2000585.
- [30] H. Jiang, C. W. Tang, and K. M. Lau, "Enhancement-mode GaN MOS-HEMTs with recess-free barrier engineering and high-k  $\text{ZrO}_2$  gate dielectric," *IEEE Electron Device Lett.*, vol. 39, no. 3, pp. 405–408, Mar. 2018.
- [31] H. Jiang, C. Liu, Y. Chen, X. Lu, C. W. Tang, and K. M. Lau, "Investigation of in Situ Si<sub>3</sub>N<sub>4</sub> as gate dielectric and surface passivation for Ga<sub>N</sub> MISHEMTs," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 832–839, Mar. 2017.
- [32] C. Liu, E. F. Chor, and L. S. Tan, "Enhanced device performance of AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs using  $\text{HfO}_2$  high-k dielectric for surface passivation and gate oxide," *Semicond. Sci. Technol.*, vol. 22, no. 5, pp. 522–527, Mar. 2007.
- [33] F. Shen *et al.*, "Enhancement mode AlGa<sub>N</sub>/Ga<sub>N</sub> HEMTs by fluorine ion thermal diffusion with high  $V_{th}$  stability," *Appl. Phys. Exp.*, vol. 12, no. 6, May 2019, Art. no. 066501.
- [34] L. Zhang *et al.*, "AlGa<sub>N</sub>-channel gate injection transistor on silicon substrate with adjustable 4–7-V threshold voltage and 1.3-kV breakdown voltage," *IEEE Electron Device Lett.*, vol. 39, no. 7, pp. 1026–1029, Jul. 2018.
- [35] J. J. Freedman, T. Hamada, M. Miyoshi, and T. Egawa, " $\text{Al}_2\text{O}_3/\text{AlGa}_N$  channel normally-off MOSFET on silicon with high breakdown voltage," *IEEE Electron Device Lett.*, vol. 38, no. 4, pp. 497–500, Apr. 2017.