Received 26 August 2021; revised 5 October 2021; accepted 6 October 2021. Date of publication 12 October 2021; date of current version 20 October 2021. The review of this article was arranged by Editor C. C. McAndrew.

*Digital Object Identifier 10.1109/JEDS.2021.3119428*

# **High-Temperature Characterizations of a Half-Bridge Wire-Bondless SiC MOSFET Module**

**YUE CHEN [1](HTTPS://ORCID.ORG/0000-0003-0041-6113), GUANGYIN LEI<sup>2</sup> (Member, IEEE), GUO-QUAN L[U](HTTPS://ORCID.ORG/0000-0003-3079-8589) <sup>3</sup> (Fellow, IEEE),**

**AND YUN-HUI MEI [4](HTTPS://ORCID.ORG/0000-0002-6508-4343) (Senior Member, IEEE)**

1 School of Materials Science and Engineering, Tianjin University, Tianjin 300072, China 2 Institute of Future Lighting, Academy for Engineering and Technology, Fudan University, Shanghai 200433, China 3 Center for Power Electronics Systems, Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA 24061, USA 4 School of Electrical and Electronic Engineering, Tiangong University, Tianjin 300387, China

CORRESPONDING AUTHOR: Y.-H. MEI (e-mail: meiyunhui@163.com) This work was supported in part by the National Natural Science Foundation of China under Grant 51922075, Grant U1966212, and Grant 51877147; and in part by Tianjin Natural Science Foundation under Grant 20JCYBJC00970.

**ABSTRACT** SiC MOSFET allows higher temperature capability with higher switching efficiency than that of conventional Si devices, due to its superior electrical and thermal properties. Nevertheless, there are few reports on the systematic characterization of the SiC MOSFET power module operating at high-temperature. In this paper, a SiC MOSFET power module with planar interconnection was designed and fabricated to achieve low parasitic inductance and improved thermal performance. The static and dynamic performance of the SiC power module were characterized at 200◦C. The thermal resistance of the double-sided cooling power module is 28.5% lower than that of the one with single-sided cooling.

**INDEX TERMS** Wire-bondless, SiC MOSFET, high-temperature.

# **I. INTRODUCTION**

Compared with conventional Si devices, silicon carbide (SiC) semiconductor features high thermal conductivity, high switching speed, low switching loss, and excellent heat resistance, allows it to work for high-temperature and highfrequency applications [\[1\]](#page-4-0). However, traditional packaging technologies for Si-IGBT could not meet the harsh requirement of SiC power devices. For example, the emitter of the Si-IGBT chip is usually connected by bonding wires, which induces significant parasitic inductance and would thus limit the switching frequency [\[2\]](#page-4-1). Furthermore, only one-sided cooling can be provided in the traditional wire-bonding packaging, leading to high thermal resistance.

Recently, many efforts have been made by removing bondwires, enabling double-sided cooling. Advanced packaging technologies, such as die-attach materials with high thermal and electrical conductivities, integrated radiator for improved heat dissipation, module design with low parasitic inductance and double-sided cooling capability for significant thermal resistance reduction [\[3\]](#page-4-2), [\[4\]](#page-4-3), [\[5\]](#page-4-4). The switching transients, thermal performance, and parasitic inductance have been characterized at room temperature. For example, up to 75% of the parasitic inductance and 40% of the thermal resistance can be reduced by integrating the radiator with the SiC power module [\[6\]](#page-4-5). It was clear that the parasitic inductance of a double-sided power module could be reduced as low as 1.63 nH by only removing bond-wires [\[7\]](#page-4-6), [\[8\]](#page-4-7), [\[9\]](#page-4-8), and the maximum junction temperature could be decreased by a range from  $15\%$  to 35 % in the double-sided cooling way [\[10\]](#page-4-9). Moreover, in industry, ALSTOM used flip-chip technology to achieve double-side cooling and improve the heat dissipation capacity of its power modules [\[11\]](#page-4-10). The second-generation Camry hybrid vehicles used planar power modules under the double-sided cooling to improve the heat removal as well as reducing costs [\[12\]](#page-4-11). it is incomplete to only characterize the performance of the double-sided power modules at room temperature [\[13\]](#page-4-12). Lack of performance characterizations of the wire-bondless SiC MOSFET module at high temperatures could limit the applications, e.g., electrical vehicle.

This paper presented a demonstration of 900-V/196-A wire-bondless SiC MOSFET module with the double-sided



<span id="page-1-0"></span>**FIGURE 1. Schematics of a wire-bondless 900-V/196-A SiC MOSFET module.**

cooling capability and extremely low parasitic inductance. The static and dynamic electrical properties at high-temperature were characterized. Great thermal performance under different cooling conditions was verified for the wire-bondless SiC module due to its double-sided cooling capability.

This paper was organized as follows: Section II described the packaging structure and material selection of the 900-V/196-A wire-bondless SiC MOSFET module. Section III and Section IV evaluated the electrical and the thermal performance of the SiC MOSFET power module at temperature up to 200℃, respectively.

# **II. MODULE DESIGN AND FABRICATION**

## *A. PACKAGE STRUCTURE*

Fig. [1](#page-1-0) shows the iso-view of the wire-bondless halfbridge SiC MOSFET modules. Each arm contains one SiC MOSFET (CPM3-0900-0010A, CREE). The MOSFET body diode was used for freewheeling.

The SiC chips are sandwiched between two AMB substrates. Cu spacer was employed on the top side of the chips to reduce the thermomechanical stress. For the high-side switch, current flows from the terminal "P" of the bottom substrate to the terminal "O" of the bottom substrate. For the low-side switch, current flows from the terminal "O" of the bottom substrate to the terminal "N" of the top substrate. P and N are stacked together to shorten the length of the power loop as well as reducing the parasitic inductance.

# *B. MATERIALS*

Packaging materials for each part of the wire-bondless SiC MOSFET are summarized in Table [1.](#page-1-1) The top-side metallization of AlSiCu is not suitable for soldering or sintering, so the top source electrodes of the SiC chips were metalized with Ti/Ni/Ag using the magnetron sputtering technology. The nano-silver paste was used as the die-attach material because of its high melting temperature, excellent thermal, electrical conductivities [\[14\]](#page-4-13) and high reliability, especially at high temperatures [\[15\]](#page-4-14).  $Si<sub>3</sub>N<sub>4</sub>$ active-metal-brazing substrates (AMB) with high thermal **TABLE 1. Materials for the wire-bondless SiC MOSFET module.**

<span id="page-1-1"></span>



<span id="page-1-2"></span>**FIGURE 2. Fabrication process of a 900-V/196-A SiC MOSFET module.**

conductivity were used due to their low thermal expansion coefficient (CTE) as well as excellent high-temperature stability. Epoxy resin (EME-G780 Type C from Sumitomo Bakelite) with high-temperature stability was used to as the encapsulant. Such encapsulation could be stable up to 200◦C and provide sufficient mechanical support for the wire-bondless SiC module.

# *C. MODULE FABRICATION*

Fig. [2](#page-1-2) shows the fabrication process of the wire-bondless SiC MOSFET module. Both the AMB substrates and the terminals were cleaned by acetone/alcohol/DI water. Nano-silver paste was screen-printed at the terminal of AMB substrates, and followed by preheating for 10 min at 100◦C to remove most of the solvents before sinter-bonding. Another 80-µm thick nano-silver paste was screen-printed onto the bottom AMB substrate. Both the SiC dies and Cu buffer spacers were placed on the as-printed paste separately using a pick and place system (T-300-F-C3, TRESKY). The AMB substrate with the as-mounted chips and the Cu buffer spacers were pressureless sinter-bonded in a vacuum reflowing furnace (RO716, ATV) under a formic acid atmosphere to prevent the oxidation of the AMB substrates.



<span id="page-2-0"></span>**FIGURE 3. (a)** *I***-***V* **curves and (b) transfer characteristics at different temperatures.**

The gate and kelvin source the as-attached SiC MOSFETs were interconnected with the corresponding terminals by aluminum bonding-wires only to monitor the  $V_{\rm gs}$  and  $V_{\rm ds}$ .

 $80$ - $\mu$ m-thick nano-silver paste was screen-printed onto the top AMB substrate and followed by heating for 10 min at 100<sup>°</sup>C.

The top AMB substrate and the as-sintered bottom one was sinter-bonded together by sintering the as-dried nanosilver paste under the help of 4 MPa pressure using the same heating profile.

Finally, the as-assembled wire-bondless half-bridge SiC module was encapsulated with the high-temperature epoxy resin using transfer molding technology. The dimensions of the demonstrated SiC module are 54 mm  $\times$  22 mm  $\times$  5 mm.

# **III. ELECTRICAL PERFORMANCE**

# *A. STATIC ELECTRICAL PROPERTIES*

The static electrical characteristic of the wire-bondless SiC MOSFET module were tested using a curve tracer (371A, TEKTRONIX) at different junction temperatures ranging from 25 $\degree$ C to 200 $\degree$ C, with drain current,  $I_d$ , up to 196 A. Fig. [3\(](#page-2-0)a) shows the relationship between the measured  $I_d$  and the drain-source voltage  $V_{ds}$  of the low-side switch. At the gate voltage of 15 V, the  $R_{\text{ds}(on)}$  increases monotonously with the junction temperatures. At 25◦C, the drain-source saturation voltage,  $V_{ds(sat)}$ , of the low-side switch is  $1.81$  V when the  $I_d$  is 196 A, which is lower than the typical value, 1.9 V, from the device datasheet (CPM3-0900-0010A, CREE). It was likely that the superior conductive sintered nano-silver as die attachment and the elimination of the bonding wires reduced the packaging resistance.

At 200 °C, the drain-source saturation voltage rises to 3.12V rapidly, which is 72% higher than that at 25◦C. At room temperature, it was believed that MOSFET channel resistance dominated the total on-resistance. With an increase of the junction temperature, other scattering mechanisms such as Coulomb and phonon scattering play a dominant role in the thermal emission of electrons from interface traps, so that their collective effects on the channel resistance were somewhat canceled out, increasing the total on-resistance of the SiC MOSFET [\[16\]](#page-4-15). Significant improvement was needed to allow the SiC MOSFET operating at the junction temperature of more than 200 °C.



<span id="page-2-1"></span>**FIGURE 4. (a) Parasitic inductance network of the wire-bondless SiC MOSFET module; (b) Simulated and measured power loop inductance.**

Besides the  $V_{ds(sat)}$ , the gate threshold voltage,  $V_{gs(th)}$ , is also sensitive to the junction temperature. The transfer characteristics of the SiC MOSFET module are shown in Fig. [3\(](#page-2-0)b).  $V_{gs(th)}$  decreases from 3.2V at 25 $\degree$ C to 1.7V at 200◦C, resulting in a leftward shift in the *I*-*V* curve. Due to its faster switching speed, it was suggested that a negative turn-off bias was required to improve the threshold margin and d*V*/d*t* immunity to avoid false triggering during the switching process [\[17\]](#page-4-16).

### *B. PARASITIC INDUCTANCE*

Fig. [4\(](#page-2-1)a) shows the parasitic inductance network of the wire-bondless half-bridge SiC module. The parasitic inductance of the power loop consists of L-HD, L-HS, L-LD, and L-LS. The high-side switch driving circuit inductance consists of L-HG1 and L-HS1 and the low-side switch driving circuit inductance consists of L-LG2 and L-LS2. The DC parasitic inductance of the wire-bondless MOSFET module was extracted using the Ansoft Q3D Extractor. The power loop inductance between the "P" and "N" terminals affects the ringing and overshoot in the drain-source loop of the module [\[18\]](#page-4-17), and was estimated using the following:

$$
L_{\text{power-loop}} = L + M \tag{1}
$$

where *L* is the parasitic inductance, and *M* is the mutual inductance between the parasitic inductors [\[19\]](#page-4-18).

A KEYSIGHT E4990A impedance analyzer was used to measure the parasitic inductance between the P and N terminals experimentally. Fig. [4\(](#page-2-1)b) shows the simulated power loop parasitic inductance is ∼5 nH at 4 MHz, which agrees well with the measurement.

# *C. DYNAMIC ELECTRICAL PROPERTIES*

The switching transients of the MOSFET module were characterized by double pulse testing. Fig. [5\(](#page-3-0)a) shows the experimental platform and circuit diagram of the doublepulse tester. The DC bus voltage,  $V_{\text{CC}}$ , is 450 V. The pulse current, *I*<sub>d</sub>, ranges from 100 A to 150 A. An extra gate resistance,  $R_{\rm g}$ , of 10  $\Omega$  was introduced. The load inductance,  $L$ , is 100  $\mu$ H. A specific ceramic heater was used to rise the junction temperature, i.e.,  $T_i$ , to a specific stable



<span id="page-3-0"></span>**FIGURE 5. Double-pulse test: (a) test bench and circuit diagram; (b) on and off transients at 200◦C.**

**TABLE 2. List of switching time, switching loss, and voltage spike.**

<span id="page-3-1"></span>

$V_{\rm cc}/V$	$V_{ds}$ spike /V	$\Delta U$ /V	$I_{\rm d}$ /A	$t_{\rm on}$ /ns	$t_{\rm off}$ /ns	$P_{\rm on}$ loss /mJ	$P_{\rm off}$ loss /mJ	$T_i$ <sup>o</sup> C
450	664	214	150	69.2	171.6	0.18	4	25
450	648	198	150	68	178.8	0.12	3.98	75
450	632	182	150	66.8	190	0.11	4.05	125
450	616	166	150	66.8	198.8	0.19	4.04	200

value ranging from 25◦C to 200◦C for further measurement. The case temperature was monitored by a thermocouple underneath the bottom AMB substrate. The high-side switch was always forced off by applying *V*<sub>ge</sub> of −3.5V. *V*<sub>ds</sub> and *I*<sup>d</sup> were recorded by a high-voltage differential probe and a Rogowski Coil, respectively. However, the induced current was easily influenced by the surrounding electric field, so the current waveform has some spurious and unexpected peaks. Only the switching transients of the low-side switch were recorded at different junction temperatures as shown in Fig. [5\(](#page-3-0)b). Table [2](#page-3-1) lists the switching time, the switching loss, and the voltage spike of the wire-bondless SiC module.

When the  $I_d$  was fixed as 150A and the  $T_i$  varied from 25<sup>°</sup>C to 125<sup>°</sup>C, the turn-off time increases, and the turn-on time decreases. Due to the presence of parasitic inductance, *V*ds could generate an overshoot voltage during the turnoff transient of the SiC MOSFET device. The peak voltage dropped by ∼7.2% as from 664V to 616V. The voltage overshoot decreased as the junction temperature increases. The voltage overshoot dropped by ∼22.4% as from 214V to 166V. As the junction temperature increases, the voltage overshoot decreases due to the short turn-off time. At high temperatures, the latching current decreases due to the increased current gain of the NPN and PNP transistors. The decrease in mobility leads to an increase in the resistance of the P-base region, which increases the shutdown time [\[20\]](#page-5-0). Although the turn-off time was increased, the turn-off voltage spike could reduce. Consequently, the turn-off losses could be almost constant. As the  $T_i$  increases, the gate turnon voltage decreases and  $V_{gs}$  remains at 15V, resulting in a decrease in turn-on time. The decrease in gate turn-on voltage leads to a decrease in turn-on loss.

When the  $T_i$  was raised to 200 $\degree$ C, the device can switch normally at  $I_d = 100$  A. If continuing to increase the  $I_d$  to 150 A, it was observed that the device could not be turned on normally anymore after multiple pulse tests. It was believed that the SiC MOSFET was damaged due to its gate reliability and trapping effect at the  $SiO<sub>2</sub>$  interface. Therefore, it was not recommended to operate the SiC MOSFET at the drain current of  $>150$  A at 200 $\degree$ C continuously.

### **IV. THERMAL PERFORMANCE**

Junction-to-case thermal resistance, i.e., *R*th−jc, is an important parameter for evaluating the thermal performance of power packages. The *R*<sub>th−jc</sub> of MOSFET modules can be measured by electrical methods by recording the forward voltage drop of the body diode to estimate the junc-tion temperature in transient condition [\[21\]](#page-5-1), and  $V_{sd}$  as a temperature-sensitive parameter (TSP) was used as follows:

$$
R_{\text{th}-\text{jc}} = \frac{T\text{j} - T\text{c}}{P} \tag{2}
$$

$$
\Delta T_{\rm j} = \Delta V_{\rm sd}/K\tag{3}
$$

$$
\Delta V_{\rm sd} = V_{\rm sd\_i} - V_{\rm sd\_f} \tag{4}
$$

where  $P$  is the MOSFET body diode power,  $T_c$  is the case temperature, which is directly measured by a thermocouple, and  $T_j$  is the junction temperature.  $V_{sd}$  and  $V_{sd}$  is the voltage variations of the switching process  $V_{sd}$  obtained by a real-time recording, and  $K$  is the correlation coefficient between TSP and *T*j.

Based on the temperature dependence of the forward voltage drop of the diode, the oil bath heating module was used to calculate the *K*-factor to characterize the relationship between the forward voltage of the diode and its junction temperature. Fig. [6\(](#page-4-19)a) shows the equipment for thermal resistance measurement. The body diode associated with the SiC MOSFET connects with the IGBT in series. The heating period and the cooling period is controlled by turn-on and turn-off the IGBT. To avoid MOSFET chip spontaneous heating, the *K* factor was measured at a small inductive current of 30 mA. Fig. [6\(](#page-4-19)b) shows the measured *K* factor of the low-side switch MOSFET body diode, i.e., 2.32 mV/◦C.

For single-sided cooling, the SiC module was placed on a water-cooled plate, and the heat of the SiC module was carried away by the flowing circulating cooling water, keeping Tc at 25℃. Then a second water-cooled plate was placed on the module's top substrate and the operation was repeated to measure the thermal resistance under double-sided cooling conditions.



<span id="page-4-19"></span>**FIGURE 6. (a) Thermal resistance measurement equipment; (b)** *K* **factor of body diode; (c) thermal resistance comparison under different cooling conditions.**

Fig. [6\(](#page-4-19)c) shows the thermal impedance of the SiC module measured at heating times ranging from 0.001 to 7 s and heating power is 28.68 W. When the heating time is less than 250 ms, the heat dissipation is so small that the thermal impedance of the SiC module under the double-sided cooling and the single-sided cooling are 0.17◦C/W and 0.19◦C/W, respectively. When the heating time is greater than 3 s, the transient thermal impedance changes slightly with the heating time. It was believed that the heat dissipation of the wire-bondless SiC module reach dynamic equilibrium. Therefore, in this paper, we assumed the thermal impedance at a heating time of 7 s as the steady-state thermal resistance, the measured  $R_{th-je}$  and the junction temperature of the wire-bondless SiC module under the double-sided cooling are only 0.51°C/W and 39.63 °C, which are  $\sim$ 28.5% and∼12.8% lower than those under the single-sided cooling, respectively. Therefore, the double-sided cooling can improve the power density of the SiC module greatly.

#### **V. CONCLUSION**

In this paper, a 900-V/196-A wire-bondless SiC MOSFET module has been designed, fabricated and characterized up to 200◦C. The thermal resistance of the SiC module under the double-sided cooling condition could reach as low as 0.51◦C/W, which is 28.5% lower than that under the single-sided cooling condition. The excellent electrical performance and low parasitic parameters at 200◦C prove the feasibility of the SiC module for high-temperature application.

#### <span id="page-4-0"></span>**REFERENCES**

[1] M. A. Huque, S. K. Islam, B. J. Blalock, C. Su, R. Vijayaraghavan, and L. M. Tolbert, "Silicon-on-Insulator based high-temperature electronics for automotive applications," *IEEE Int. Symp.*<br>*Ind. Electron.*, Cambridge, U.K., 2008, pp. 2538–2543, *Ind. Electron.*, Cambridge, U.K., 2008, pp. 2538–2543, doi: [10.1109/ISIE.2008.4677170.](http://dx.doi.org/10.1109/ISIE.2008.4677170)

- <span id="page-4-1"></span>[2] R. Wang, Z. Chen, D. Boroyevich, L. Jiang, Y. Yao, and K. Rajashekara, "A novel hybrid packaging structure for high-temperature SiC power modules," *IEEE Trans. Ind. Appl.*, vol. 49, no. 4, pp. 1609–1618, Jul./Aug. 2013, doi: [10.1109/TIA.2013.2257977.](http://dx.doi.org/10.1109/TIA.2013.2257977)
- <span id="page-4-2"></span>[3] H. Lee, V. Smet, and R. Tummala, "A review of SiC power module packaging technologies: Challenges, advances, and emerging issues," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 8, no. 1, pp. 239–255, Mar. 2020, doi: [10.1109/JESTPE.2019.2951801.](http://dx.doi.org/10.1109/JESTPE.2019.2951801)
- <span id="page-4-3"></span>S. Seal, M. D. Glover, and H. A. Mantooth, "3-D wire bondless switching cell using flip-chip-bonded silicon carbide power devices," *IEEE Trans. Power Electron.*, vol. 33, no. 10, pp. 8553–8564, Oct. 2018, doi: [10.1109/TPEL.2017.2782226.](http://dx.doi.org/10.1109/TPEL.2017.2782226)
- <span id="page-4-4"></span>[5] M. Barrière, A. Guédon-Gracia, E. Woirgard, S. Bontemps, and F. Le Henaff, "Innovative conception of SiC MOSFET-Schottky 3D power inverter module with double side cooling and stacking using silver sintering," *Microelectron. Rel.*, vols. 76–77, pp. 431–437, Sep. 2017, doi: [10.1016/j.microrel.2017.07.037.](http://dx.doi.org/10.1016/j.microrel.2017.07.037)
- <span id="page-4-5"></span>[6] Z. Liang, "Integrated double sided cooling packaging of planar SiC power modules," in *Proc. IEEE Energy Convers. Congr. Exposit. (ECCE)*, Montreal, QC, Canada, 2015, pp. 4907–4912, doi: [10.1109/ECCE.2015.7310352.](http://dx.doi.org/10.1109/ECCE.2015.7310352)
- <span id="page-4-6"></span>[7] H. Zhang, S. S. Ang, H. A. Mantooth, and S. Krishnamurthy, "A high temperature, double-sided cooling SiC power electronics module," in *Proc. IEEE Energy Convers. Congr. Exposit. (ECCE)*, Denver, CO, USA, 2013, pp. 2877–2883, doi: [10.1109/ECCE.2013.6647075.](http://dx.doi.org/10.1109/ECCE.2013.6647075)
- <span id="page-4-7"></span>[8] F. Yang, Z. Liang, Z. J. Wang, and F. Wang, "Design of a low parasitic inductance SiC power module with double-sided cooling," in *Proc. IEEE Appl. Power Electron. Conf. Exposit. (APEC)*, Tampa, FL, USA, 2017, pp. 3057–3062, doi: [10.1109/APEC.2017.7931132.](http://dx.doi.org/10.1109/APEC.2017.7931132)
- <span id="page-4-8"></span>[9] A. Solomon, A. Trentin, and A. Castellazzi, "3D integration of a threephase bi-directional power switch acknowledgments switch implementation, characterisation and functional testing Implementation," in *Proc. 14th Eur. Conf. Power Electron. Appl.*, 2011, pp. 1–8.
- <span id="page-4-9"></span>[10] K. Brinkfeldt *et al.*, "Design and fabrication of a SiCbased power module with double-sided cooling for automotive applications," in *Advanced Microsystems for Automotive Application*. Cham, Switzerland: Springer, 2016, pp. 157–171, doi: [10.1007/978-3-319-20855-8\\_13.](http://dx.doi.org/10.1007/978-3-319-20855-8_13)
- <span id="page-4-10"></span>[11] M. Mermet-Guyennet, A. Castellazzi, P. Lasserre, and J. Saiz, "3D integration of power semiconductor devices based on surface bump technology," in *Proc. 5th Int. Conf. Integrated Power Elect. Syst.*, 2008, pp. 1–6.
- <span id="page-4-11"></span>[12] T. Burress and S. Campbell, "Benchmarking EV and HEV power electronics and electric machines," in *Proc. IEEE Transp. Electrif. Conf. Expo (ITEC)*, 2013, pp. 4–9.
- <span id="page-4-12"></span>[13] R. Riva, C. Buttay, M.-L. Locatelli, V. Bley, and B. Allard, "Design and manufacturing of a double-side cooled, SiC based, high temperature inverter leg," in *Proc. HiTEC*, 2014, p. THA27.
- <span id="page-4-13"></span>[14] K. S. Siow, "Are sintered silver joints ready for use as interconnect material in microelectronic packaging?" *J. Electron. Mater.*, vol. 43, no. 4, pp. 947–961, 2014, doi: [10.1007/s11664-013-2967-3.](http://dx.doi.org/10.1007/s11664-013-2967-3)
- <span id="page-4-14"></span>[15] K. Sugiura et al., "Reliability evaluation of SiC power module with sintered ag die attach and stress-relaxation structure," *IEEE Trans. Compon. Packag. Manuf. Technol.*, vol. 9, no. 4, pp. 609–615, Apr. 2019, doi: [10.1109/TCPMT.2019.2901543.](http://dx.doi.org/10.1109/TCPMT.2019.2901543)
- <span id="page-4-15"></span>[16] L. Cheng, A. K. Agarwal, S. Dhar, S.-H. Ryu, and J. W. Palmour, "Static performance of 20 A, 1200 V 4H-SiC power MOSFETs at temperatures of −187◦C to 300◦C," *J. Electron. Mater.*, vol. 41, no. 5, pp. 910–914, 2012, doi: [10.1007/s11664-012-2000-2.](http://dx.doi.org/10.1007/s11664-012-2000-2)
- <span id="page-4-16"></span>[17] Z. Chen, Y. Yao, D. Boroyevich, K. D. T. Ngo, P. Mattavelli, and K. Rajashekara, "A 1200-V, 60-A SiC MOSFET multichip phaseleg module for high-temperature, high-frequency applications," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2307–2320, May 2014, doi: [10.1109/TPEL.2013.2283245.](http://dx.doi.org/10.1109/TPEL.2013.2283245)
- <span id="page-4-17"></span>[18] N. Zhu, H. A. Mantooth, D. Xu, M. Chen, and M. D. Glover, "A solution to press-pack packaging of SiC MOSFETS," *IEEE Trans. Ind. Electron.*, vol. 64, no. 10, pp. 8224–8234, Oct. 2017, doi: [10.1109/TIE.2017.2686365.](http://dx.doi.org/10.1109/TIE.2017.2686365)
- <span id="page-4-18"></span>[19] B. Aberg, R. S. K. Moorthy, L. Yang, W. Yu, and I. Husain, "Estimation and minimization of power loop inductance in 135 kW SiC traction inverter," in *Conf. Proc.–IEEE Appl. Power Electron. Conf. Expo.–APEC*, vol. 2018, Mar. 2018, pp. 1772–1777, doi: [10.1109/APEC.2018.8341257.](http://dx.doi.org/10.1109/APEC.2018.8341257)
- <span id="page-5-0"></span>[20] Z. Xu, M. Li, F. Wang, and Z. Liang, "Investigation of Si IGBT operation at 200◦ C for traction applications," *IEEE Trans. Power Electron.*, vol. 28, no. 5, pp. 2604–2615, May 2013, doi: [10.1109/TPEL.2012.2217398.](http://dx.doi.org/10.1109/TPEL.2012.2217398)
- <span id="page-5-1"></span>[21] T. Funaki and S. Fukunaga, "Difficulties in characterizing transient thermal resistance of SiC MOSFETs," in *Proc. 22nd Int. Workshop Thermal Investig. ICs Syst. (THERMINIC)*, Budapest, Hungary, 2016, pp. 141–146, doi: [10.1109/THERMINIC.2016.7749042.](http://dx.doi.org/10.1109/THERMINIC.2016.7749042)



**GUO-QUAN LU** (Fellow, IEEE) received the Ph.D. degree in applied physics/materials science from Harvard University, Cambridge, MA, USA. He is currently a Professor with the Department of Materials Science and Engineering and with the Bradley Department of Electrical and Computer Engineering, Virginia Tech, Blacksburg, VA, USA. He developed several 3-D packaging technologies for making double-side cooled-power modules, a nanomaterial for pressure-less bonding of power devices, and magnetic materials for

additive manufacturing and heterogeneous integration. He has authored over 250 journal and conference articles. His current research interests include transdisciplinary between electrical engineering and materials science and engineering and power electronics packaging and integration.



**YUE CHEN** received the B.S. degree in material forming and control engineering major from the Heilongjiang University of Science and Technology, Heilongjiang, China, in 2015, and the M.S. degree in material processing engineering from the Lanzhou University of Technology, Lanzhou, China, in 2018. He is currently pursuing the Ph.D. degree with Tianjin University. His current research interests include high-temperature packaging for high power-density.



**GUANGYIN LEI** (Member, IEEE) received the M.S. and Ph.D. degrees from the Department of Materials Science and Engineering, Virginia Tech in 2005 and 2010, respectively. From 2010 to 2018, he was with Ford Motor Company, Dearborn, MI, USA, as a Research Engineer for the development of power module for electrified vehicle applications. In 2018, he joined NIO, a startup EV company in Shanghai, China, responsible of advanced technologies in e-powertrain. In 2020, he joined Fudan University as a Full

Professor, with research focuses on the development of electronics packaging material as well as advanced power modules. He has over 20 peerreviewed publications and over 30 U.S., and international patents in electronics packaging.



**YUN-HUI MEI** (Senior Member, IEEE) received the B.S. and Ph.D. degrees from Tianjin University in 2006 and 2010, respectively. He was an exchange student with the Center for Power Electronics Systems, Virginia Polytechnic Institute and State University, Blacksburg, VA, USA. He was a Full Professor with Tianjin University. He is currently a Full Professor with Tiangong University. He has authored more than 130 papers and ∼20 patents. His current research interests include high-temperature packaging, materials,

and reliability for high power-density power applications. He had won the IEEE CPMT Young Award, the IEEE APEC Best Presenter, and the IEEE ICEP Best Paper Award. He had won the National Natural Science Foundation of China for Distinguish Young Scientists, and the First Prize of Technology Invention of China Power Supply Society.