Received 17 June 2021; revised 22 July 2021; accepted 4 August 2021. Date of publication 9 August 2021; date of current version 18 August 2021. The review of this article was arranged by Editor C. Bulucea.

Digital Object Identifier 10.1109/JEDS.2021.3103516

Simultaneous Analysis of Multi-Variables Effect on the Performance of Multi-Domain MFIS Negative Capacitance Field-Effect Transistors

GUAN-YOU HE1, MING-HAO [LI](https://orcid.org/0000-0002-9725-9566)1, WEI-DONG LIU1, LEI-YING YING1, BAO-[PIN](https://orcid.org/0000-0002-7995-4725)G ZHAN[G](https://orcid.org/0000-0001-9537-5179) ¹, ZHI-WEI ZHENG ¹ (Member, IEEE), AND CHUN-HU CHENG ²

> 1 School of Electronic Science and Engineering, Xiamen University, Xiamen 361005, China 2 Department of Mechatronic Engineering, National Taiwan Normal University, Taipei 10610, Taiwan

CORRESPONDING AUTHOR: Z.-W. ZHENG (e-mail: zwzheng@xmu.edu.cn) This work was supported by the Fundamental Research Funds for the Central Universities under Grant 20720190143 .

ABSTRACT With the simulation calibration for negative capacitor considering Landau model and multidomain (MD) effect, MD MFIS negative capacitance field-effect transistor (NCFET) was thoroughly established for performing the simultaneous analysis of multi-variables (ferroelectric layer thickness (T_{FE}), oxide layer thickness (T_{OX}) and gate length (L_g)) effect on the device performance. In this study, subthreshold swing (*SS*) and hysteresis properties of MD-MFIS-NCFET were demonstrated by employing TCAD simulation tool. Compared with the previous reported study on single variable effect based on single-domain (SD) NCFET, the simultaneous analysis of multi-variables effect on MD-NCFET enabled to obtain better device performance and generate more comprehensive results. Convincing models were established based on the experimental data by calibration. Demonstration on the basic simulated results including the lowering *SS* mechanism and the multi-variables effect on MD-NCFET performance was completely presented based on the capacitance matching theory and short channel effect. With the optimal T_{FE} and T_{OX} , a trade-off mechanism between the *SS* and L_{g} was shown with the consideration of L_{g} scaling. Noticeable in-depth study in association with the simultaneous analysis of the multi-variables effect was carried out, indicating that the hysteresis-free *SS* obtained by simultaneous analysis of multi-variables was lower than that obtained by single-variable analysis. Final validation results demonstrate that the optimization proposed in this work by considering the multi-variable effect shows high compatibility with other NCFET devices, providing an instructive strategy for the high-performance NCFET optimization.

INDEX TERMS NCFET, capacitance matching, multi-domain, TCAD.

I. INTRODUCTION

As the subthreshold swing (*SS*) of the traditional MOSFETs faces difficulty to fall below 60 mV/dec at room temperature due to the physical limitation of the Boltzmann tyranny [\[1\]](#page-5-0), Moore's law is increasingly being challenged. Therefore, alternative electronic devices have been explored for achieving sub-60 mV/dec in ultralow voltage operation. There is clear evidence that negative capacitance field-effect transistor (NCFET) enables the *SS* below 60 mV/dec through internal voltage amplification [\[2\]](#page-5-1)–[\[4\]](#page-5-2). Up to now, numerous studies have explored different approaches to achieve NCFETs with lower *SS* and free hysteresis, such as doping in ferroelectric materials [\[5\]](#page-5-3), negative capacitance ring structure [\[6\]](#page-5-4) and using oxide charge trapping layer [\[7\]](#page-6-0). It is noticeable that many studies concentrate on capacitance matching and have achieved better NCFET performance [\[8\]](#page-6-1)–[\[10\]](#page-6-2). Recently, capacitance matching is considered in terms of the structural parameters, including ferroelectric layer thickness (T_{FE}) and oxide layer thickness (T_{OX}) , in order to obtain better electrical properties of NCFET [\[11\]](#page-6-3)–[\[13\]](#page-6-4). However, most reported studies only discussed single-variable effect on the NCFET devices that based on single-domain (SD) model with the uniform distribution of polarization in ferroelectric layer. Recently, the study on the ferroelectric materials with multi-domain (MD) state has also been reported by considering that the polarization intensity direction of each position in the ferroelectric layer is not in consistence, which is more reasonable with the actual ferroelectric material properties [\[14\]](#page-6-5). Nevertheless, the simulation of MD-NCFET devices is still rarely reported. In this work, considering the simultaneous change in multi-variables, such as T_{FE} , T_{OX} and gate length (L_{g}) , the MD model was employed to investigate the NC effect and MD-MFIS-NCFET characteristics, which could provide a further comprehensive guidance for the future design procedure.

In the present study, ferroelectric parameters were firstly extracted from the experimental data of the capacitor with negative capacitance effect (NCCAP) by transient NC characteristics fitting. With the ferroelectric parameters, MD model for the ferroelectric capacitor was developed. Based on the calibration for the NCCAP and the non-ferroelectric field-effect transistor (non-FeFET), a MD-MFIS-NCFET was developed with Sentaurus TCAD simulation tool. The simulation that focused on the variation of the *SS* and hysteresis with the change of the structural or electrical parameters including V_g , T_{FE} and T_{OX} was demonstrated by capacitance matching theory from several aspects. Subsequently, the effect of the L_g on the MD-NCFET with optimal capacitance matching was discussed, implying that short channel effect exerted negative impact on the *SS* performance of the MD-NCFET while the *SS* performance could be further enhanced by the scaling of the *L*^g under capacitance matching. Finally, the simultaneous analysis of multi-variables $(T_{\rm OX}, T_{\rm FE}$ and $L_{\rm g}$) on device optimization was presented, obtaining lower hysteresis-free *SS* than that obtained by performing single-variable analysis. Finally, the model validation was presented, which revealed the fact that there was a considered optimization solution in MD-NCFET design. The above results give a thoughtful design guideline for fabricating high-performance NCFETs.

II. MODELING

Regarding the modeling, the ferroelectric parameters of Landau–Khalatnikov (LK) model were extracted from the experimental data for the transient NC effect, and the MD model was adopted to establish the verified soft domain MD-LK NC model. For further investigation of the MD-NC effect, the NC model was combined with the well-calibrated non-FeFET to develop MD-MFIS-NCFET. To acquire accurate parameters of NC model, NCCAP model and its *RC*FE circuit were developed for transient NC effect calibration based on LK theory [\[15\]](#page-6-6)–[\[17\]](#page-6-7). As shown in the inset of Fig. [1\(](#page-2-0)a), the experimental NCCAP with 10 nm HfZrO (HZO) [\[18\]](#page-6-8) and its RC_{FE} circuit was adopted for ferroelectric parameters extraction and simulation. The transient model of NCCAP is deduced as:

$$
\rho \frac{\partial P}{\partial t} = -\frac{\partial U}{\partial P} \tag{1}
$$

where ρ is the viscosity coefficient, *P* is the ferroelectric polarization and *U* is Gibb's free energy. Considering the total anisotropic energy and the energy obtained by the external electric field, Gibb's free energy is denoted by:

$$
U = \alpha P^2 + \beta P^4 + \gamma P^6 - E_{FE}P \tag{2}
$$

where α , β and γ are the expansion coefficients and E_{FE} is the electric field across the ferroelectric layer. According to (1) and (2) , E_{FE} is expressed by:

$$
E_{FE} = \frac{V_{FE}}{T_{FE}} = 2\alpha P + 4\beta P^3 + 6\gamma P^5 + \rho \frac{\partial P}{\partial t}
$$
 (3)

where V_{FE} is the interface voltage of the NCCAP. Based on the electrostatics, *P* can be written as:

$$
P = Q - \epsilon_0 E_{FE} \tag{4}
$$

where *Q* is the free charge density. According to the diagram of the *RC*_{FE} circuit, the equation based on Kirchhoff's law can be written as:

$$
\frac{\partial Q}{\partial t} = \frac{V_{IN} - V_{FE}}{RA} \tag{5}
$$

where R is the series resistor in circuit, A is the capacitor area and V_{IN} is the input voltage. According to [\(3\)](#page-1-2), [\(4\)](#page-1-3) and [\(5\)](#page-1-4), the equation for the free charge dynamic can be expressed as:

$$
RA\frac{\partial Q}{\partial t} = V_{IN} - \frac{T_{FE}(Q - P)}{\epsilon_0} \tag{6}
$$

On this basis, a complete set of transient NC fitting model can be obtained. Fig. [1\(](#page-2-0)a) displays the voltage and charge response for the *RC*_{FE} circuit. The region circled presents a trend that free charge increases while V_{FE} decreases, which indicates that the NC effect happens in this region. The emergence of NC effect can be further explained in Fig. [1\(](#page-2-0)b), in which the trend of V_{FE} and free charge density in the circuit is shown. Although ∂*Q*/∂*t* is always positive, NC effect occurs when ∂*V*FE/∂*t* < 0. Gibb's energy versus the polarization of the NCCAP is illustrated in Fig. [1\(](#page-2-0)c). A twowell energy landscape for the NCCAP is observed, which indicates that the thermodynamic free energy in the ferroelectric layer creates an energy barrier [\[14\]](#page-6-5). We performed the experiment-based calibration for the NCCAP with the TCAD tool by fitting transient model with experiment data [\[18\]](#page-6-8) to extract the ferroelectric parameters. The result of the NCCAP calibration is shown in Fig. [1\(](#page-2-0)d). The simulated *P*-*V* characteristic curve based on the LK equation presents a reasonable match with the experimental data. Reliable key parameters are listed in Table [1,](#page-2-1) in which α , β and γ are used to establish the MFIS-NCFET for further study. V_{IN} and *R* are transient simulation parameters, which are not related to subsequent MFIS-NCFET studies [\[15\]](#page-6-6).

The extracted ferroelectric parameters above were then used to build MD-MFIS NC model. The MD-MFIS model developed here was adopted to calibrate the soft domain state with typical gradient coefficient (*k*), which provided feasible and accurate NC model to establish MD-MFIS-NCFET for further study. Considering the MD model, *k* was adopted to

FIGURE 1. (a) The transient response of the NCCAP with the structure and the transient RC_{FE} **circuit in the inset, (b) the variation of** V_{FE} **and Q per unit time as a function of time, (c) thermodynamic free energy profile as a function of polarization and (d)** *P***-***V* **calibration for the experimental NCCAP [\[18\]](#page-6-8).**

TABLE 1. Simulation parameters for the NCCAP.

Symbol	Quantity	Value
$V_{\rm IN}$	Input pulse voltage amplitude	± 3 (V)
R	External series resistance	5 ($K\Omega$)
α		-8.2×10^{10} (m/F)
B	Static parameters of LK model	4.2×10^{12} (m ⁵ /C ² F)
		5×10^{29} (m ⁹ /C ⁴ F)

determine the polarization intensity distribution of MD ferroelectric materials in the NC model. The LK model including MD effect is expressed as [\[14\]](#page-6-5):

$$
E_{FE} = 2\alpha P + 4\beta P^3 + 6\gamma P^5 + \rho \frac{\partial P}{\partial t} - 2k \frac{\partial^2 P}{\partial x^2} \tag{7}
$$

The hardness of the NC domain wall of MD exerts great influence on the NC effect. The hard domain will bring undesirable hysteresis effect due to the instability of free energy when polarization intensity is relatively zero, while the soft domain enables to avoid this issue. Smaller *k* causes the domain walls to stiffen, while the larger *k* keeps the ferroelectric layer in soft domain state. At present, the determination of *k* for HZO still remains unclear. Here, the MD-MFIS stack negative capacitor is selected with $T_{\text{FE}} = 10$ nm and $T_{\text{OX}} = 3$ nm, as shown in Fig. [2\(](#page-2-2)a). The reasonable typical value of $k = 2 \times 10^{-4}$ cm³/F for HZO is used to establish MD model [\[19\]](#page-6-9), and the polarization intensity distribution of MFIS structure under the typical value is verified using ferroelectric parameters extracted above to guarantee the status in soft domain, as shown in Fig. [2\(](#page-2-2)b). The occurrence of MD effect with soft domain can be observed, suggesting that the MD-MFIS NC model established in this work can be used to develop MD-MFIS NCFET for further simulation.

FIGURE 2. (a) Schematic structure and (b) polarization intensity distribution of MFIS stack negative capacitor.

FIGURE 3. Simulation calibration for the baseline device (non-FeFET) with reported experimental data [\[20\]](#page-6-10).

Fig. [3](#page-2-3) shows the simulation calibration for the baseline non-FeFET device with the reported experimental data (Silicon-based NMOS with $L_g = 40$ nm, $T_{OX} = 3$ nm, substrate impurity concentration is 1×10^{18} cm⁻³ and junction depth is 10 nm) [\[20\]](#page-6-10). The simulation results for the transfer characteristics were in good agreement with the experimental data at both high and low V_d , providing the accuracy and feasibility of our simulation. Base on the calibration of our simulation for the NCCAP and non-FeFET, the optimization of the MD-NCFET with the MFIS stack was investigated subsequently.

III. RESULTS AND DISCUSSION

Fig. [4\(](#page-3-0)a) shows the schematic structure of the MD-MFIS-NCFET for simulation based the reported experimental data of the NCCAP and non-FeFET [\[18\]](#page-6-8), [\[20\]](#page-6-10). The Si-based MD-MFIS-NCFET built in this work was set with the initial parameters containing L_g (40 nm), junction depth (10 nm), HZO ferroelectric layer (10 nm) and $SiO₂$ insulator layer (3 nm). The related equivalent capacitance circuit of the MD-MFIS-NCFET is given in Fig. [4\(](#page-3-0)b). *V*int is the voltage at the oxide layer, which is equivalent to the gate voltage of traditional MOSFET. Obviously, the capacitance circuit can be equivalent to the series of MOS capacitor (C_{MOS}) and ferroelectric capacitor (C_{FE}).

To investigate the effect of T_{FE} on the performance of the MD-NCFET, various T_{FE} was selected. Fig. [5\(](#page-3-1)a) depicts

FIGURE 4. (a) Schematic structure of the MD-MFIS-NCFET for simulation and (b) its equivalent capacitance circuit.

the transfer $I_d - V_g$ curves at $V_d = 0.05$ V with different T_{FE} . The greater tilt with thicker ferroelectric layer can be observed. It is noticeable that hysteresis-free *SS* reaches lowest value at 40.6 mV/dec when $T_{\text{FE}} = 29$ nm. The hysteresis appears when T_{FE} is larger than 29 nm. In the meanwhile, the hysteresis effect becomes more significant as the T_{FE} continues to increase. Additionally, it can be also seen that the hysteresis exhibits abrupt switching, which is commonly found in TCAD simulation [\[7\]](#page-6-0), [\[8\]](#page-6-1). It is worth pointing out that the HZO thickness of 29 nm with hysteresis-free property is not within the range of T_{FE} obtained by most reported experiments. The reason refers to that the T_{OX} of 3 nm here for simulation is the same as that of the baseline device, which is much thicker than that of most experimental devices. In terms of the thinner T_{FE} , the related results will be discussed later. The output I_d - V_d curves in Fig. [5\(](#page-3-1)b) show the negative differential resistance (NDR) effect. The output current presents the decreasing trend before saturation due to the NDR [\[21\]](#page-6-11)–[\[23\]](#page-6-12). As the V_g is constant while V_d sweeps, internal voltage (V_{int}) of the MD-NCFET shows different characteristics from the traditional MOSFET due to the voltage amplification of ferroelectric material. As the V_d increases from 0, NC region is caused due to the ferroelectric layer, leading to the phenomenon that gate charge decreases while V_{FE} increases. Consequently, V_{int} reduces and the carriers near the channel decreases, causing the decrease of *I*d. Fig. [5\(](#page-3-1)c) depicts $SS-V_g$ plot with different T_{FE} . It can be found that the *SS* exhibits smaller value with thicker T_{FE} at any certain $V_{\rm g}$, indicating that the increase of $T_{\rm FE}$ can enhance the NC effect. Besides, the improved *SS* can also be explained by the profile of the conduction band energy along the channel. Fig. [5\(](#page-3-1)d) shows the distribution of conduction band energy (E_c) along the channel in the MD-NCFET in comparison with that of the baseline non-FeFET device, which explains the mechanism of the *SS* improvement. With increasing $V_{\rm g}$, the reduction of the conduction band barrier in MD-NCFET is more significant than that of the baseline non-FeFET device, which can be attributed to the voltage amplification of ferroelectric layer. Therefore, higher current is obtained for the MD-NCFET, resulting in the decrease of *SS*. In addition, due to the existence of NC effect, the halolike bulges appear at the edges of the source and drain in

FIGURE 5. (a) Transfer *I***d-***V***^g curves, (b) output** *I***d-***V***^d curves, (c)** *SS***-***V***^g plot of the MD-NCFETs with different** *T***FE and (d)** *E***c profiles for the baseline non-FeFET** and the MD-NCFET with the $T_{FE} = 20$ nm at different V_g .

the conduction band energy distribution when V_g becomes larger $[24]$, as shown in Fig. [5\(](#page-3-1)d).

The *SS* and hysteresis effect caused by different T_{FE} mentioned above can be explained by capacitance matching theory [\[8\]](#page-6-1)–[\[10\]](#page-6-2). From Fig. [4\(](#page-3-0)b), the voltage amplification (A_{FE}) can be obtained as:

$$
A_{FE} = \frac{V_{int}}{V_g} = \frac{C_{FE}}{C_{MOS} + C_{FE}} = \frac{|C_{FE}|}{|C_{FE}| - C_{MOS}} \tag{8}
$$

The NCFET with the NC effect $(C_{FE} < 0)$ can produce larger internal voltage without large input gate voltage and achieve lower *SS* than the traditional MOSFET. To obtain *A*_{FE} larger than 1, the *C*_{FE} should be satisfied as:

$$
|C_{FE}| > C_{MOS} \tag{9}
$$

With properly tuning the T_{FE} , C_{FE} can be made to match *C*MOS closely, resulting in the hysteresis-free operation with sub-60 mV/dec *SS*. However, if $|C_{\text{FE}}|$ is lower than C_{MOS} , the hysteresis occurs. It indicates the better the capacitance matching between $|C_{\text{FE}}|$ and C_{MOS} is achieved, the lower the *SS* is. Fig. [6\(](#page-4-0)a) shows the *SS* and hysteresis as a function of T_{FE} . With the increase of the T_{FE} , the *SS* decreases before T_{FE} goes beyond 29 nm and no hysteresis is found. With the T_{FE} further increasing from 29 nm, the *SS* continues to decrease while the hysteresis occurs. To make the explanation of it, the charge as a function of capacitance at various T_{FE} is evaluated as shown in Fig. [6\(](#page-4-0)b). It can be found that [\(9\)](#page-3-2) is satisfied before T_{FE} goes beyond 29 nm. The $|C_{\text{FE}}|$ at $T_{\text{FE}} = 29$ nm is matched much closely to the C_{MOS} , resulting in the lowest *SS* with no hysteresis. When T_{FE} is larger than 29 nm, the C_{MOS} exceeds the $|C_{FE}|$ between two *Q* points, as shown in Fig. [6\(](#page-4-0)b).

The effect of T_{OX} on the performance of the MD-NCFET is also investigated based on NC theory. Fig. [7\(](#page-4-1)a) shows the

FIGURE 6. (a) *SS* and hysteresis as a function of T_{FE} and (b) Charge as **a** function of C_{FE} and C_{MOS} at various T_{FE} with $T_{OX} = 3$ nm for **MD-NCFETs.**

FIGURE 7. (a) SS and hysteresis as a function of T_{OX} and (b) Charge as **a** function of C_{FE} and C_{MOS} at various T_{OX} with $T_{FE} = 10$ nm for **MD-NCFETs.**

SS and hysteresis as a function of T_{OX} at the fixed T_{FE} of 10 nm. To achieve the capacitance match, T_{OX} should be tuned to satisfy [\(9\)](#page-3-2). Fig. [7\(](#page-4-1)b) depicts the charge as a function of C_{FE} and C_{MOS} at various T_{OX} . With T_{OX} decreasing to 0.8 nm, *SS* decreases with no hysteresis. However, with T_{OX} continues to decrease below 0.8 nm, the hysteresis occurs. It can be clearly seen that the *C*_{MOS} is matched much closely to the $|C_{\text{FE}}|$ when $T_{\text{OX}} = 0.8$ nm. Therefore, by appropriately selecting T_{OX} with fixed T_{FE} , the performance of the MD-NCFET will be optimized.

With the device size being scaled down, the L_g effect on the device performance of the MD-NCFET is also of great importance. Based on the optimal T_{FE} , T_{OX} obtained by the capacitance matching theory mentioned above, the *L*^g effect is further investigated for *SS* improvement. Fig. [8\(](#page-4-2)a) shows the *SS* versus L_g for traditional MOSFET and MD-NCFET with the T_{FE} = 29 nm and T_{OX} = 3 nm by capacitance matching. The *SS* remains almost stable in long channel but exhibits a slight drop as the L_g becomes shorter to nearly hundreds nanometers. However, when *L*^g is even shorter, the *SS* presents the dramatical increase. To explain this phenomen, the factors of the *SS* should be considered. For the *SS*, it can be expressed as [\[24\]](#page-6-13):

$$
SS = \frac{\partial V_g}{\partial \log_{10} I_d} = \frac{\partial \psi_c}{\partial \log_{10} I_d} \frac{m}{A_{FE}}
$$
(10)

where ψ_c is the minimum potential along the channel center, and m = $\partial V_{\text{int}}/\partial \psi_c$ is the body factor. The A_{FE} represents the amplification ability of the ferroelectric layer to the input gate voltage. From [\(10\)](#page-4-3), the first term remains constant (∼60 mV/dec) due to the Boltzmann limit. Therefore, the second term m/A_{FE} plays an important role in *SS*.

FIGURE 8. (a) *SS* **versus** *L***g for traditional MOSFET and MD-NCFET with the** T_{FE} = 29 nm and T_{OX} = 3 nm by capacitance matching and (b) impact factors including m , A_{FE} and m/A_{FE} as a function of L_g .

Fig. [8\(](#page-4-2)b) illustrates the impact factors including m , A_{FE} and m/A_{FE} as a function of L_g , demonstrating the trend of the *SS* with the L_g variation. With the L_g decreasing, the ferroelectric polarization is strengthened due to the enhancement of the fringing field coupling [\[25\]](#page-6-14). Equivalently, it induces the accumulation of negative charge in the interface of gate terminal with the L_g scaling, causing that the C_{MOS} increases but the *C*_{FE} remains almost constant [\[26\]](#page-6-15). Therefore, A_{FE} increases with the L_g scaling according to [\(8\)](#page-3-3), generating the decrease of the *SS*. However, due to the existence of short channel effect [\[24\]](#page-6-13), the reduction of the *SS* experiences a limitation when the *L*^g further decreases. As the L_g becomes shorter, the short channel effect becomes an increasingly indispensable factor, resulting that the factor *m* related to the short channel effect will increase rapidly and dominate over 1/A_{FE}. With the increase of the m/A_{FE} , the *SS* accordingly increases. In addition, similar phenomon can be found in the MD-MFIS-NCFETs with other optimal T_{FE} and T_{OX} by capacitance matching (not shown here).

It is worth mentioning that there exists a trade-off between the *SS* and L_g in the NCFET design. The discussion mentioned above only concentrates on the effect of singlevariable (T_{FE} , T_{OX} or L_g) on the *SS* and hysteresis properties of MD-NCFET. On this basis, more correlation studies are performed. In order to find further optimization solution for NCFET design, the simultaneous analysis of multivariables (T_{FE} , T_{OX} and L_g) effect on the performance of MD-NCFET is presented. Fig. [9](#page-5-5) shows the effect of the T_{FE} and T_{OX} on the *SS* and hysteresis properties with different L_g . It can be seen the white area is the hysteresis area while the colored area is the hysteresis-free area with the *SS* distribution at different T_{FE} , T_{OX} . For short L_{g} (20 or 40nm), *SS* values exhibits obvious change, while for long *L*^g (60, 100 nm or more), *SS* values remain relatively stable in the hysetersis-free region. Moreover, it is worth noting that in the hysteresis-free region with the fixed T_{OX} , the phenomenon that the *SS* decreases as the T_{FE} increases can also be found. At the same time, with the same T_{FE} , the effect of increasing T_{OX} gives a rise in the *SS*. Besides, the more severe *SS* degradation with wider distribution due to the short channel effect can be observed in the MD-NCFET with shorter $L_{\rm g}$, which is in good agreement with the L_g effect mentioned above. In addition, in the

process of continuously shrinking the *L*g, it is challenging to avoid the degraded *SS* caused by short channel effect. Through the observation, the lowest *SS* of 36.8 mV/dec with hysetersis-free property is found in the MD-NCFET with $L_g = 40$ nm, $T_{OX} = 1.2$ nm and $T_{FE} = 12$ nm, which can be found in the red dot in Fig. [9\(](#page-5-5)b). The optimization strategy of the simultaneous multi-variables analysis here obtains lower *SS* than that of single-variable analysis discussed above $(SS = 40.6 \text{ mV/dec in Fig. 5(a)}$ $(SS = 40.6 \text{ mV/dec in Fig. 5(a)}$ $(SS = 40.6 \text{ mV/dec in Fig. 5(a)}$ when $L_{\rm g}$ = 40 nm, $T_{\rm OX}$ = 3 nm and $T_{\rm FE}$ = 29 nm), indicating that simultaneous analysis of multi-variables enables to search optimal MD-NCFET structural parameters when designing high-performance NCFET.

IV. VALIDATION

The TCAD model used in this work has been validated for the reported experimental NCFET on fully depleted siliconon-insulator (FDSOI) with $T_{OX} = 3$ nm, $T_{FE} = 5$ nm and $L_g = 90$ nm [\[27\]](#page-6-16). Fig. [10](#page-5-6) shows the experimental and simulated transfer I_d - V_g curves at V_d = 0.05 V. Obviously, the simulation result is in good agreement with the experimental data. Based on this calibration, the optimized simulation results were obtained from the optimization with single-variable and multi-variable analysis based on MD-NC model, respectively. The experimental *SS* was 69.7 mV/dec. Considering the optimization by changing single variable $(L_g, T_{FE}$ or T_{OX}) with unchanged other variables, the optimized hysteresis-free *SS* was 64.7, 64.6 and 63.9 mV/dec for L_g , T_{FE} or T_{OX} at 150, 17 and 0.4 nm, respectively, indicating that the optimization results were not satisfied enough. When using the optimization by simultaneous multivariables analysis discussed above, the hysteresis-free *SS* was 48.4 mV/dec, and the device structural parameters were determined as $T_{OX} = 3$ nm, $T_{FE} = 34$ nm, and $L_g = 45$ nm. According to the optimization results, the hysteresis-free *SS*

FIGURE 10. Experimental and simulated transfer *I***d-***V***^g curves at** $V_{d} = 0.05$ V.

obtained by simultaneous multi-variable analysis is much smaller than that obtained by single-variable analysis and 30.6% smaller than the experimental *SS*.

V. CONCLUSION

In this paper, with the simulated calibration for the MD-NCCAP, the MD-MFIS-NCFET is established based on the ferroelectric parameters extracted from the experimental results and the verified baseline non-FeFET model. Electrical characteristics of the MD-NCFETs are illustrated to investigate the *SS* properties and capacitance matching mechanism. Further study concentrates on demonstrating the variation of the *SS* or hysteresis influenced by the structural multi-variables including T_{FE} , T_{OX} and L_g . By simultaneously selecting the appropriate T_{FE} , T_{OX} and L_g , the optimal *SS* with no hysteresis can be obtained. The final TCAD verification and optimization for the reported experimental data demonstrates that the proposed optimization by considering the multi-variable effect is feasible, which could provide a solution for practical high-performance NCFET design.

REFERENCES

- [1] A. I. Khan *et al.*, "Negative capacitance in a ferroelectric capacitor," *Nat. Mater.*, vol. 14, no. 2, pp. 182–186, Feb. 2015, doi: [10.1038/nmat4148.](http://dx.doi.org/10.1038/nmat4148)
- [2] L. Tu, X. Wang, J. Wang, X. Meng, and J. Chu, "Ferroelectric negative capacitance field effect transistor," *Adv. Electron. Mater.*, vol. 4, no. 11, Nov. 2018, Art. no. 1800231, doi: [10.1002/aelm.201800231.](http://dx.doi.org/10.1002/aelm.201800231)
- L. W. Martin and A. M. Rappe, "Thin-film ferroelectric materials and their applications," *Nat. Rev. Mater.*, vol. 2, no. 2, Feb. 2017, Art. no. 16087, doi: [10.1038/natrevmats.2016.87.](http://dx.doi.org/10.1038/natrevmats.2016.87)
- [4] A. I. Khan, C. W. Yeung, C. Hu, and S. Salahuddin, "Ferroelectric negative capacitance MOSFET: Capacitance tuning & antiferroelectric operation," in *IEDM Tech. Dig.*, Dec. 2011, pp. 11.3.1–11.3.1, doi: [10.1109/IEDM.2011.6131532.](http://dx.doi.org/10.1109/IEDM.2011.6131532)
- [5] C. Liu *et al.*, "High performance negative capacitance field-effect transistor featuring low off-state current, high on/off current ratio, and steep sub-60 mV dec(-1) swing," *Jpn. J. Appl. Phys.*, vol. 59, Apr. 2020, Art. no. SGGA01, doi: [10.7567/1347-4065/ab6420.](http://dx.doi.org/10.7567/1347-4065/ab6420)
- [6] A. K. Gupta, A. Raman, and N. Kumar, "Charge-plasma-based negative capacitance Ring-FET: Design, investigation and reliability analysis," *J. Electron. Mater.*, vol. 49, no. 8, pp. 4852–4863, Aug. 2020, doi: [10.1007/s11664-020-08205-8.](http://dx.doi.org/10.1007/s11664-020-08205-8)
- [7] K. Lee, S. Kim, J.-H. Lee, D. Kwon, and B.-G. Park, "Suppression of reverse drain induced barrier lowering in negative capacitance FDSOI field effect transistor using oxide charge trapping layer," *Semicond. Sci. Technol.*, vol. 35, no. 12, Dec. 2020, Art. no. 125003, doi: [10.1088/1361-6641/abb5e4.](http://dx.doi.org/10.1088/1361-6641/abb5e4)
- [8] G. Pahwa *et al.*, "Analysis and compact modeling of negative capacitance transistor with high ON-current and negative output differential resistance—Part II: Model validation," *IEEE Trans. Electron Devices*, vol. 63, no. 12, pp. 4986–4992, Dec. 2016, doi: [10.1109/ted.2016.2614436.](http://dx.doi.org/10.1109/ted.2016.2614436)
- [9] H. Agarwal *et al.*, "Proposal for capacitance matching in negative capacitance field-effect transistors," *IEEE Electron Device Lett.*, vol. 40, no. 3, pp. 463–466, Mar. 2019, doi: [10.1109/led.2019.2891540.](http://dx.doi.org/10.1109/led.2019.2891540)
- [10] F. I. Sakib, F. E. Mullick, S. Shahnewaz, S. Islam, and M. Hossain, "Influence of device architecture on the performance of negative capacitance MFMIS transistors," *Semicond. Sci. Technol.*, vol. 35, no. 2, Feb. 2020, Art. no. 025005, doi: [10.1088/1361-6641/ab5b76.](http://dx.doi.org/10.1088/1361-6641/ab5b76)
- [11] W.-X. You and P. Su, "Intrinsic difference between 2-D negativecapacitance FETs with semiconductor-on-insulator and doublegate structures," *IEEE Trans. Electron Devices*, vol. 65, no. 10, pp. 4196–4201, Oct. 2018, doi: [10.1109/ted.2018.2866125.](http://dx.doi.org/10.1109/ted.2018.2866125)
- [12] S. Pentapati, R. Perumal, S. Khandelwal, M. Hoffmann, S. K. Lim, and A. I. Khan, "Cross-domain optimization of ferroelectric parameters for negative capacitance transistors—Part I: Constant supply voltage," *IEEE Trans. Electron Devices*, vol. 67, no. 1, pp. 365–370, Jan. 2020, doi: [10.1109/ted.2019.2955018.](http://dx.doi.org/10.1109/ted.2019.2955018)
- [13] S. Pentapati, R. Perumal, S. Khandelwal, A. I. Khan, and S. K. Lim, "Optimal ferroelectric parameters for negative capacitance field-effect transistors based on full-chip implementations—Part II: Scaling of the supply voltage," *IEEE Trans. Electron Devices*, vol. 67, no. 1, pp. 371–376, Jan. 2020, doi: [10.1109/ted.2019.2955010.](http://dx.doi.org/10.1109/ted.2019.2955010)
- [14] A. K. Saha and S. K. Gupta, "Negative capacitance effects in ferroelectric heterostructures: A theoretical perspective," *J. Appl. Phys.*, vol. 129, no. 8, Feb. 2021, Art. no. 080901, doi: [10.1063/5.0038971.](http://dx.doi.org/10.1063/5.0038971)
- [15] S.-C. Chang, U. E. Avci, D. E. Nikonov, S. Manipatruni, and I. A. Young, "Physical origin of transient negative capacitance in a ferroelectric capacitor," *Phys. Rev. Appl.*, vol. 9, no. 1, Jan. 2018, Art. no. 014010, doi: [10.1103/PhysRevApplied.9.014010.](http://dx.doi.org/10.1103/PhysRevApplied.9.014010)
- [16] S. Salahuddin and S. Dattat, "Use of negative capacitance to provide voltage amplification for low power nanoscale devices," *Nano Lett.*, vol. 8, no. 2, pp. 405–410, Feb. 2008, doi: [10.1021/nl071804g.](http://dx.doi.org/10.1021/nl071804g)
- [17] G. Pahwa *et al.*, "Analysis and compact modeling of negative capacitance transistor with high ON-current and negative output differential resistance—Part I: Model description," *IEEE Trans. Electron Devices*, vol. 63, no. 12, pp. 4981–4985, Dec. 2016, doi: [10.1109/ted.2016.2614432.](http://dx.doi.org/10.1109/ted.2016.2614432)
- [18] W. Chung, M. Si, and P. D. Ye, "Hysteresis-free negative capacitance germanium CMOS FinFETs with bi-directional sub-60 mV/dec," in *IEDM Tech. Dig.*, Dec. 2017, pp. 15.3.1–15.3.4, doi: [10.1109/IEDM.2017.8268395.](http://dx.doi.org/10.1109/IEDM.2017.8268395)
- [19] A. K. Saha and S. K. Gupta, "Multi-domain negative capacitance effects in metal-ferroelectric-insulator-semiconductor/metal stacks: A phase-field simulation based study," *Sci. Rep.*, vol. 10, no. 1, Jun. 2020, Art. no. 10207, doi: [10.1038/s41598-020-66313-1.](http://dx.doi.org/10.1038/s41598-020-66313-1)
- [20] M. Ono, M. Saito, T. Yoshitomi, C. Fiegna, T. Ohguro, and H. Iwai, "A 40 NM gate length N-MOSFET," *IEEE Trans. Electron Devices*, vol. 42, no. 10, pp. 1822–1830, Oct. 1995, doi: [10.1109/16.464413.](http://dx.doi.org/10.1109/16.464413)
- [21] C. Jin, T. Saraya, T. Hiramoto, and M. Kobayashi, "Physical mechanisms of reverse DIBL and NDR in FeFETs with steep subthreshold swing," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 429–434, 2020, doi: [10.1109/jeds.2020.2986345.](http://dx.doi.org/10.1109/jeds.2020.2986345)
- [22] K. Lee, S. Kim, J.-H. Lee, D. Kwon, and B.-G. Park, "Analysis on reverse drain-induced barrier lowering and negative differential resistance of ferroelectric-gate field-effect transistor memory," *IEEE Electron Device Lett.*, vol. 41, no. 8, pp. 1197–1200, Aug. 2020, doi: [10.1109/led.2020.3000766.](http://dx.doi.org/10.1109/led.2020.3000766)
- [23] Y. Liang, X. Li, S. K. Gupta, S. Datta, and V. Narayanan, "Analysis of DIBL effect and negative resistance performance for NCFET based on a compact SPICE model," *IEEE Trans. Electron Devices*, vol. 65, no. 12, pp. 5525–5529, Dec. 2018, doi: [10.1109/ted.2018.2875661.](http://dx.doi.org/10.1109/ted.2018.2875661)
- [24] G. Pahwa, A. Agarwal, and Y. S. Chauhan, "Numerical investigation of short-channel effects in negative capacitance MFIS and MFMIS transistors: Subthreshold behavior," *IEEE Trans. Electron Devices*, vol. 65, no. 11, pp. 5130–5136, Nov. 2018, doi: [10.1109/ted.2018.2870519.](http://dx.doi.org/10.1109/ted.2018.2870519)
- [25] J. Hattori et al., "Fringing field effects in negative capacitance field-effect transistors with a ferroelectric gate insulator," *Jpn. J. Appl. Phys.*, vol. 57, no. 4, Apr. 2018, Art. no. 04fd07, doi: [10.7567/jjap.57.04fd07.](http://dx.doi.org/10.7567/jjap.57.04fd07)
- [26] W. X. You, C. P. Tsai, and P. Su, "Short-channel effects in 2D negative-capacitance field-effect transistors," *IEEE Trans. Electron Devices*, vol. 65, no. 4, pp. 1604–1610, Apr. 2018, doi: [10.1109/ted.2018.2805716.](http://dx.doi.org/10.1109/ted.2018.2805716)
- [27] D. Kwon *et al.*, "Improved subthreshold swing and short channel effect in FDSOI n-channel negative capacitance field effect transistors," *IEEE Electron Device Lett.*, vol. 39, no. 2, pp. 300–303, Feb. 2018, doi: [10.1109/led.2017.2787063.](http://dx.doi.org/10.1109/led.2017.2787063)