

Received 25 March 2021; revised 3 May 2021; accepted 10 May 2021. Date of publication 18 May 2021; date of current version 6 July 2021.
The review of this article was arranged by Editor S. Menzel.

Digital Object Identifier 10.1109/JEDS.2021.3081635

Investigation of Re-Program Scheme in Charge Trap-Based 3D NAND Flash Memory

TING CHENG^{1,2,3}, JIANQUAN JIA^{1,2,3}, LEI JIN^{1,2,3}, XINLEI JIA^{1,2,3}, SHIYU XIA^{1,2,3}, JIANWEI LU³,
KAIWEI LI³, ZHE LUO³, DA LI³, HONGTAO LIU^{1,2,3}, QIGUANG WANG³, AN ZHANG³,
DAOHONG YANG³, AND ZONGLIANG HUO^{1,2,3}

¹ Institute of Microelectronics of the Chinese Academy of Sciences, Beijing 100029, China
² Academy of Microelectronics, University of Chinese Academy of Sciences, Beijing 100049, China
³ Yangtze Memory Technologies Company, Ltd., Wuhan 430205, China

CORRESPONDING AUTHORS: L. JIN AND Z. HUO (e-mail: jinlei@ime.ac.cn; huozongliang@ime.ac.cn)

This work was supported in part by the National Key Research and Development Program of China under Grant 2018YFB1107700,
and in part by the National Science and Technology Major Project of China under Grant 21-02.

ABSTRACT Early retention or initial threshold voltage shift (IVS) is one of the key reliability challenges in charge trapping memory (CTM) based 3D NAND flash. Re-program scheme was introduced in quad-level-cell (QLC) NAND (Shibata *et al.*, 2007, Lee *et al.*, 2018, Shibata *et al.*, 2019, and Khakifirooz *et al.*, 2021), and the IVS improvement by re-program scheme was reported. In this work, it is found that re-program can suppress $\sim 81\%$ of IVS in 3D NAND, which is much more significant than that of 2D NAND $\sim 50\%$ (Chen *et al.*, 2010). The mechanisms of IVS improvement by re-program scheme in 3D NAND are investigated. Both vertical de-trapping in the BE-tunneling oxide and charge lateral migration (LM) in the charge-trap layer are suppressed in re-program. Re-program is effective in vertical de-trapping suppression both in checker-board pattern (C/P) and solid-board pattern (S/P) cases, and is effective in LM suppression only in C/P case. Furthermore, the LM improvement by re-program scheme is more pronounced with gate length (L_g) and inter-gate space (L_s) scaling down, showing potential in the reliability improvement of advanced 3D NAND technologies.

INDEX TERMS 3D NAND flash, QLC, re-program, IVS, LM.

I. INTRODUCTION

Over the past years, 3D NAND flash has become the mainstream of non-volatile memory due to its ultra-high storage density, lower bit cost [1]–[4]. As the vertical cells of 3D charge trapping NAND flash share a common charge-trap layer, the trapped charge can migrate laterally along the channel direction. Hence, the retention characteristics of CTM device are considered to be inferior to that of the floating gate device [5]. In advanced QLC technologies, the read margin window is very small [6], which results in strict requirement of IVS characteristics.

Chen *et al.* proposed a “refill” method to reduce fast charge loss in CTM based 2D NAND flash [7]. The mechanism of “refill” is that the shallowly trapped electrons de-trap from the charge-trap layer after the 1st program, and the same

amount of electrons will be filled into both shallow and deep level traps of charge-trap layer during the 2nd program to reach the original threshold voltage (V_{th}). Eventually, there are less shallowly trapped electrons in the charge-trap layer, which improves the IVS. Benefit of re-program scheme is also demonstrated in 3D QLC NAND [8]–[10]. However, there is no available mechanism study on re-program scheme in 3D NAND flash yet. BE-tunneling oxide is commonly adopted in 3D NAND, thus the charge trapped in tunneling oxide are primarily responsible for IVS, instead of charge-trap layer [11]. Also, another key charge loss mechanism in 3D CTM device is lateral migration (LM), which is associated with the continuous charge-trap layer. In this work, the mechanisms of re-program scheme for IVS improvement in CTM based 3D NAND flash are investigated. Experimental analysis and TCAD simulations are used to interpret the




FIGURE 1. (a) Test approach of V_{th} distribution in IVS period. (b) Schematic diagram of V_{th} distribution during IVS period after programming. (c) Schematic diagram of normal program and re-program scheme [8]. (d) Schematic energy band diagram during IVS and possible scenarios of charge loss mechanisms in CTM based 3D NAND cell.

observations. Re-program scheme in 3D NAND suppresses not only vertical de-trapping in the BE-tunneling oxide but also LM in the charge-trap layer. In particular, LM improvement by re-verify is more pronounced with Lg-Ls scaling down.

II. DEVICE AND EXPERIMENTS

In this work, the experiments are based on two types of 3D vertical channel charge trapping NAND flash [2], [3] with Lg-Ls = 33/24nm and Lg'-Ls' = 31/20nm, respectively. The BE-tunnel oxide in our device is stacked SiO₂ + SiON (silicon oxynitride) structure. To study the array level IVS characteristics, V_{th} distribution of one page in IVS period (within 1s after programming) is measured by fail bit counts. Fig. 1(a) shows the test approach. The maximum delay time between the program and the read is 1 second. Usually, it takes at least ~ one hour of idle time to trigger temporary read errors (first read issue) [12], [13]. Therefore, the influence of first read issue is ruled out in this work. In addition, the -3sigma shift of V_{th} distribution from 1us to 1s after programming is regarded as a measure of IVS in this work, as shown in Fig. 1(b).

The fast charge loss mechanisms in CTM based 3D NAND flash are considered to contain charge de-trapping in the BE-tunneling oxide, vertical redistribution (VR) and LM in the charge-trap layer [14]. The experimental data in our sample shows no obvious inflection points within 10ms after programming (as shown in Fig. 3(a)), which was attributed to VR based on observation of single cell IVS characteristics in previous studies [14], [15]. Therefore, VR is omitted due to no obvious influence on array level IVS in our sample. And charge de-trapping in the BE-tunneling oxide and LM in the charge-trap layer are focused in this work, as shown in Fig. 1(d).




FIGURE 2. IVS statistical data @1s after programming with (a) C/P and (b) S/P pattern, with different Lg-Ls test samples.




FIGURE 3. (a) V_{th} shift (ΔV_{th}) within 1s after normal program and re-program. (b) IVS statistical data @1s of normal program and re-program.

III. RESULTS AND DISCUSSION

A. CHARACTERISTICS OF IVS IN 3D NAND

Firstly, IVS are measured on test samples with two types of Lg-Ls. Compared to large Lg-Ls test sample, the IVS of small Lg'-Ls' test sample increases significantly in the checker-board pattern (C/P) case, as shown in Fig. 2(a). Fig. 2(b) shows that there is no obvious IVS difference between the two types of test samples in solid-board pattern (S/P) case. It is generally considered that the charge loss in S/P case is primarily attributed to the vertical de-trapping, while in C/P case is due to both vertical de-trapping and LM [3], [16]. Therefore, as Lg-Ls scaling down, the IVS increases in C/P cases, due to deteriorated LM [17].

B. CHARACTERISTICS OF RE-PROGRAM SCHEME IN 3D NAND

Re-program scheme is evaluated for IVS suppression in this work. As shown in Fig. 1(c), re-program or “refill” scheme has two consecutive programming operations [7], [8] and the program verify level is equivalent (PV = PV7) in this work. Fig. 3(a) shows the V_{th} shift ($\Delta V_{th} = V_{th}(t=0) - V_{th}(t>0)$) within 1s after normal program and re-program in C/P and S/P case, respectively. The max magnitude of initial charge loss in our sample is about 200mv. Fig. 3(b) shows IVS statistical @1s data after normal program and re-program in both patterns. In normal program case, The IVS in C/P is larger than that of S/P, which is due to the larger LM component in C/P [15]. As shown in Fig. 3(a), the difference between C/P and S/P appears at 10ms after programming, since the LM component has longer time constant (τ) than de-trapping component [14]. In re-program case, it shows that the IVS induced V_{th} shifts under C/P and S/P cases have been suppressed by about 81 % and 73%, respectively.




FIGURE 4. ΔV_{th} vs. retention time corresponding to (a) normal program in C/P, (b) normal program in S/P, (c) re-program in C/P, and (d) re-program in S/P. The model matches well with the measurement data.

TABLE 1. The summary of limiting conditions for extracting parameters according to mechanism [11], [15].

	C/P	S/P
Normal program	$\Delta V_{th}(De-trapping) \geq \Delta V_{th}(LM),$ $\Delta V_{th}(LM,C/P) > \Delta V_{th}(LM,S/P)$	
	$\tau(De-trapping) < \tau(LM),$ $\tau(LM,C/P) < \tau(LM,S/P)$	
	$0 < \beta < 1$	

In addition, re-program can also effectively suppress IVS at different PV levels and temperatures (data not shown).

C. MECHANISMS OF RE-PROGRAM SCHEME IN 3D NAND

To study the mechanisms of re-program in 3D NAND, the stretched exponential function is used to model charge loss mechanisms [14], [15], [18]–[22]. As mentioned above, only two main charge loss components in IVS are considered in this work. Thus, the overall V_{th} shift can be expressed and modeled as the sum of behavior of each mechanism [14], [15], [18]–[22]:

$$\Delta V_{th} = \Delta V_{th,De-trapping} \left(1 - \exp\left(-\left(\frac{t_R}{\tau_{De-trapping}}\right)^{\beta_{De-trapping}}\right) \right) + \Delta V_{th,LM} \left(1 - \exp\left(-\left(\frac{t_R}{\tau_{LM}}\right)^{\beta_{LM}}\right) \right) \quad (1)$$

where t_R , ΔV_{th} , τ and β are the retention time, final ΔV_{th} , time constant, and shape parameter of the retention curve for each mechanism, respectively. The sum of each mechanism (black line) is in good agreement with the measurement data, as shown in Fig. 4. Table 1 and 2 show the limiting conditions for extracting model parameters. The ΔV_{th} extracted for each mechanism indicates that de-trapping is suppressed for about 83% by re-program in both patterns. And LM is suppressed by up to 80% in C/P but less than 6% in S/P. β is relevant to the degree of variation on each mechanism [18]–[19]. β can also characterize the dispersion of electron trapping

TABLE 2. The summary of limiting conditions for extracting parameters according to program scheme.

Mechanisms	C/P	S/P
De-trapping	$\Delta V_{th}(\text{Normal program}) > \Delta V_{th}(\text{Re-program})$	
	$\tau(\text{Normal program}) < \tau(\text{Re-program})$	
	$\beta(\text{Normal program}) = \beta(\text{Re-program})$	
LM	$\Delta V_{th}(\text{Normal program}) \geq \Delta V_{th}(\text{Re-program})$	
	$\tau(\text{Normal program}) \leq \tau(\text{Re-program})$	
	$\beta(\text{Normal program}) = \beta(\text{Re-program})$	




FIGURE 5. τ extracted for each failure mechanism of normal program and re-program scheme under (a) C/P and (b) S/P.




FIGURE 6. TCAD simulation results of (a) contours of electron distribution and (b) trapped electron density along the direction perpendicular to the channel and (c) trapped electron density in the charge-trap layer along the channel in C/P at (i) 0s after the 1st program / normal program, (ii) the beginning of the 2nd program, i.e., ~1s after the 1st program, (iii) 0s after the 2nd program / re-program and (iv) 1s after the 2nd program / re-program.

or charge loss time constant. The larger β , the smaller dispersion of τ . Because the V_{th} shift induced by IVS is small and has insignificant effect on the dispersion of τ . Therefore, we considered that β is almost unchanged after re-program.

Fig. 5 shows τ extracted for each mechanism of normal program and re-program. After re-program, τ of de-trapping increases significantly in both patterns, and τ of LM in C/P increases slightly whereas in S/P is almost unchanged, which will be explained in the following.

TCAD simulation is carried out to explore the mechanisms of re-program. For the LM improvement by re-program, the trapped electron distribution at different moment of




FIGURE 7. IVS improvement ($\Delta IVS = IVS_{\text{Normal program}} - IVS_{\text{Re-program}}$) by re-program scheme with (a) S/P and (b) C/P pattern, with different Lg-Ls test samples.

re-program in C/P is simulated, as shown in Fig. 6(a) and (c). During the 1st and 2nd program, a proportion of electrons in the charge-trap layer migrated towards adjacent cells, as shown in (i) and (ii) of Fig. 6(a) and (c). Thus, the density of empty trap sites decreases at the inter-cell region. The Poole-Frenkel model and Drift-Diffusion model are usually used to describe the process of LM [19], [23]–[26], and the probability of LM depends on the density of empty trap sites at the inter-cell region. Therefore, after re-program, LM is suppressed by the lateral migrated electrons, as shown in (iii) and (iv) of Fig. 6(a) and (c). In addition, as shown in Fig. 5(a), τ of LM in C/P increases slightly after re-program, which is due to the longer distance from empty trap sites. But in S/P case, due to the negligible LM of IVS after the 1st program, there is no visible LM improvement from re-program, and τ of LM is also almost unchanged after re-program, as shown in Fig. 5(b).

For the vertical charge loss improvement by re-program, the trapped electron density along the direction perpendicular to the channel at different moments is simulated, as shown in Fig. 6(b). After the 1st program, electrons de-trap from the BE-tunneling oxide to the poly-Si channel (black and blue lines). During the 2nd program, the same amount of electrons that induced V_{th} shift will be filled into both BE-tunneling oxide and charge-trap layer simultaneously (green line). Eventually, there are less electrons in the BE-tunneling oxide, which improves the vertical charge loss (green and red lines). Note that the simulation result of vertical charge loss in S/P is similar to that in C/P (result not shown). In addition, the increased τ of de-trapping in Fig. 5 implies that the energy level of trapped charge in BE-tunneling oxide is deeper after re-program, which is similar to the mechanism of 'refill' in the charge-trap layer of 2D NAND [7].

The IVS improvement by re-program scheme in different Lg-Ls test samples are evaluated. Fig. 7 shows the typical experimental results. In S/P case, the IVS improvement is not affected by Lg-Ls scaling down. While in C/P case, the IVS improvement increases as Lg-Ls scaling down. As mentioned above, the IVS in S/P is primarily attributed to vertical de-trapping, while in C/P is due to both vertical de-trapping and LM. As LM plays more significant role in cell retention with Lg-Ls scaling down, re-program can further improve LM in the advanced 3D NAND technologies.

IV. CONCLUSION

In this work, the mechanisms of re-program scheme for IVS improvement in CTM based 3D NAND device are investigated. As trapped charge in BE-tunneling oxide is primarily responsible for vertical charge loss of IVS in 3D NAND, re-program scheme can suppress vertical charge loss through reducing the trapped electrons in the BE-tunneling oxide. The increased τ of de-trapping implies that the energy level of trapped charge in BE-tunneling oxide is deeper after re-program. Also, LM can be suppressed by the lateral migrated electrons that occurred during the re-program. As LM plays more significant role in cell retention with Lg-Ls scaling down, re-program scheme is a potential approach to improve LM in the advanced 3D NAND technologies.

ACKNOWLEDGMENT

The authors would like to thank Synopsys team for their support.

REFERENCES

- [1] Y. Zhang *et al.*, "String select transistor leakage suppression by threshold voltage modulation in 3D NAND flash memory," in *Proc. 13th IEEE Int. Conf. Solid-State Integr. Circuit Technol. (ICSICT)*, 2016, pp. 872–874, doi: [10.1109/ICSICT.2016.7999066](https://doi.org/10.1109/ICSICT.2016.7999066).
- [2] L. Yan *et al.*, "Investigation of erase cycling induced TSG Vt shift in 3D NAND flash memory," *IEEE Electron Device Lett.*, vol. 40, no. 1, pp. 21–23, Jan. 2019, doi: [10.1109/LED.2018.2883770](https://doi.org/10.1109/LED.2018.2883770).
- [3] X. Jia *et al.*, "Impact of cycling induced intercell trapped charge on retention charge loss in 3-D NAND flash memory," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 62–66, 2020, doi: [10.1109/JEDS.2019.2963473](https://doi.org/10.1109/JEDS.2019.2963473).
- [4] W. Hou *et al.*, "Investigation of program noise in charge trap based 3D NAND flash memory," *IEEE Electron Device Lett.*, vol. 41, no. 1, pp. 30–33, Jan. 2020, doi: [10.1109/LED.2019.2954621](https://doi.org/10.1109/LED.2019.2954621).
- [5] P. Kalavade, "4 bits/cell 96 layer floating gate 3D NAND with CMOS under array technology and SSDs," in *Proc. IEEE Int. Memory Workshop (IMW)*, Dresden, Germany, 2020, pp. 1–4, doi: [10.1109/IMW48823.2020.9108135](https://doi.org/10.1109/IMW48823.2020.9108135).
- [6] C. C. Lu *et al.*, "Analysis and realization of TLC or even QLC operation with a high performance multi-times verify scheme in 3D NAND flash memory," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2018, pp. 2.2.1–2.2.4, doi: [10.1109/IEDM.2018.8614548](https://doi.org/10.1109/IEDM.2018.8614548).
- [7] C.-P. Chen, H. Lue, C.-C. Hsieh, K.-P. Chang, K. Hsieh, and C.-Y. Lu, "Study of fast initial charge loss and its impact on the programmed states Vt distribution of charge-trapping NAND Flash," in *Proc. Int. Electron Devices Meeting*, San Francisco, CA, USA, 2010, pp. 5.6.1–5.6.4, doi: [10.1109/IEDM.2010.5703304](https://doi.org/10.1109/IEDM.2010.5703304).
- [8] S. Lee *et al.*, "A 1Tb 4b/cell 64-stacked-WL 3D NAND flash memory with 12MB/s program throughput," in *Proc. IEEE Int. Solid State Circuits Conf. (ISSCC)*, San Francisco, CA, USA, 2018, pp. 340–342, doi: [10.1109/ISSCC.2018.8310323](https://doi.org/10.1109/ISSCC.2018.8310323).
- [9] N. Shibata *et al.*, "A 1.33-Tb 4-bit/cell 3-D flash memory on a 96-word-line-layer technology," *IEEE J. Solid-State Circuits*, vol. 55, no. 1, pp. 178–188, Jan. 2020.
- [10] A. Khakifirooz *et al.*, "A 1Tb 4b/cell 144-tier floating-gate 3D-NAND flash memory with 40MB/s program throughput and 13.8 Gb/mm² bit density," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2021, pp. 424–426.
- [11] Y. Ouyang, Z. Xia, T. Yang, D. Shi, W. Zhou, and Z. Huo, "Optimization of performance and reliability in 3D NAND flash memory," *IEEE Electron Device Lett.*, vol. 41, no. 6, pp. 840–843, Jun. 2020, doi: [10.1109/LED.2020.2987087](https://doi.org/10.1109/LED.2020.2987087).
- [12] S. Xia *et al.*, "Analysis and optimization of temporary read errors in 3D NAND flash memories," *IEEE Electron Device Lett.*, early access, Apr. 15, 2021, doi: [10.1109/LED.2021.3073604](https://doi.org/10.1109/LED.2021.3073604).

- [13] C. Zambelli, R. Micheloni, S. Scommegna, and P. Olivo, "First evidence of temporary read errors in TLC 3D-NAND flash memories exiting from an idle state," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 99–104, 2020, doi: [10.1109/JEDS.2020.2965648](https://doi.org/10.1109/JEDS.2020.2965648).
- [14] C. Woo *et al.*, "Modeling of charge loss mechanisms during the short term retention operation in 3-D NAND flash memories," in *Proc. Symp. VLSI Technol.*, Kyoto, Japan, 2019, pp. T214–T215, doi: [10.23919/VLSIT.2019.8776579](https://doi.org/10.23919/VLSIT.2019.8776579).
- [15] C. Woo, S. Kim, and H. Shin, "Cell pattern dependency of charge failure mechanisms during short-term retention in 3-D NAND flash memories," *IEEE Electron Device Lett.*, vol. 41, no. 11, pp. 1645–1648, Nov. 2020, doi: [10.1109/LED.2020.3023188](https://doi.org/10.1109/LED.2020.3023188).
- [16] S. Suzuki, Y. Deguchi, T. Nakamura, and K. Takeuchi, "Endurance-based dynamic VTH distribution shaping of 3D-TLC NAND flash memories to suppress both lateral charge migration and vertical charge de-trap and increase data-retention time by 2.7x," in *Proc. Solid-State Device Res. Conf. (ESSDERC)*, Dresden, Germany, 2018, pp. 150–153, doi: [10.1109/ESSDERC.2018.8486914](https://doi.org/10.1109/ESSDERC.2018.8486914).
- [17] C. Woo, S. Kim, J. Park, and H. Shin, "Effect of device scaling on lateral migration mechanism of electrons in V-NAND," in *Proc. Silicon Nanoelectron. Workshop (SNW)*, Kyoto, Japan, 2019, pp. 1–2, doi: [10.23919/SNW.2019.8782947](https://doi.org/10.23919/SNW.2019.8782947).
- [18] C. Woo *et al.*, "Modeling of charge failure mechanisms during the short term retention depending on program/erase cycle counts in 3-D NAND flash memories," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Dallas, TX, USA, 2020, pp. 1–6, doi: [10.1109/IRPS45951.2020.9129306](https://doi.org/10.1109/IRPS45951.2020.9129306).
- [19] C. Woo *et al.*, "Modeling of lateral migration mechanism during the retention operation in 3D NAND flash memories," in *Proc. Electron Devices Technol. Manuf. Conf. (EDTM)*, Singapore, 2019, pp. 261–263, doi: [10.1109/EDTM.2019.8731083](https://doi.org/10.1109/EDTM.2019.8731083).
- [20] S. Kim *et al.*, "Separation of lateral migration components by hole during the short-term retention operation in 3-D NAND flash memories," *IEEE Trans. Electron Devices*, vol. 67, no. 6, pp. 2645–2647, Jun. 2020, doi: [10.1109/TED.2020.2989734](https://doi.org/10.1109/TED.2020.2989734).
- [21] K. Lee, M. Kang, S. Seo, D. H. Li, J. Kim, and H. Shin, "Analysis of failure mechanisms and extraction of activation energies (E_a) in 21-nm nand flash cells," *IEEE Electron Device Lett.*, vol. 34, no. 1, pp. 48–50, Jan. 2013, doi: [10.1109/LED.2012.2222013](https://doi.org/10.1109/LED.2012.2222013).
- [22] K. Lee, D. Kang, H. Shin, S. Kwon, S. Kim, and Y. Hwang, "Analysis of failure mechanisms in erased state of sub 20-nm NAND flash memory," in *Proc. Solid State Device Res. Conf. (ESSDERC)*, Venice Lido, Italy, 2014, pp. 58–61, doi: [10.1109/ESSDERC.2014.6948757](https://doi.org/10.1109/ESSDERC.2014.6948757).
- [23] S.-D. Yang, J.-K. Jung, J.-G. Lim, S.-G. Park, H.-D. Lee, and G.-W. Lee "Investigation of intra-nitride charge migration suppression in SONOS flash memory," *Micromachines*, vol. 10, no. 6, p. 356, 2019.
- [24] J. Jeong, J. Sung, H. Yang, H. Lee, and G. Lee, "Reliability analysis by charge migration of 3D SONOS flash memory," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Dallas, TX, USA, 2020, pp. 1–5, doi: [10.1109/IRPS45951.2020.9128344](https://doi.org/10.1109/IRPS45951.2020.9128344).
- [25] L. Liu, A. Arreghini, V. D. B. Geert, L. Pan, and J. Van Houdt, "Comprehensive understanding of charge lateral migration in 3D SONOS memories," *Solid-State Electron.*, vol. 116, pp. 95–99, Feb. 2016.
- [26] A. Maconi *et al.*, "Comprehensive investigation of the impact of lateral charge migration on retention performance of planar and 3D SONOS devices," *Solid State Electron.*, vol. 74, pp. 64–70, Aug. 2012.