

Received 1 February 2021; accepted 4 March 2021. Date of publication 8 March 2021; date of current version 17 March 2021.  
 The review of this paper was arranged by Editor P. Pavan.

Digital Object Identifier 10.1109/JEDS.2021.3064557

# In-situ-SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N High Electron-Mobility Transistors on Si-Substrate Using Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> Passivation

WEIHANG ZHANG<sup>ID</sup><sup>1</sup> (Member, IEEE), LIYU FU<sup>1</sup>, XI LIU<sup>1</sup>, JINCHENG ZHANG<sup>ID</sup><sup>1</sup>, SHENGLI ZHAO<sup>ID</sup><sup>1</sup> (Member, IEEE), ZHIZHE WANG<sup>2</sup>, AND YUE HAO<sup>1</sup> (Senior Member, IEEE)

<sup>1</sup> State Key Discipline Laboratory of Wide Band Gap Semiconductor Technology, School of Microelectronics, Xidian University, Xi'an 710071, China  
<sup>2</sup> Components and Materials Research Department, China Electronic Product Reliability and Environmental Testing Research Institute, Guangzhou 510610, China

CORRESPONDING AUTHORS: J. ZHANG and S. ZHAO (e-mail: jchzhang@xidian.edu.cn; slzhao@xidian.edu.cn)

This work was supported in part by the National Key Research and Development Program of China under Grant 2016YFB0400105; in part by the National Key Science and Technology Special Project under Grant 2019ZX01001101-010; in part by the China Postdoctoral Science Foundation under Grant 2019TQ0240 and Grant 2020M683426; in part by the Fundamental Research Funds for the Central Universities under Grant XJS201103; and in part by the Guangzhou Science and Technology Plan Project under Grant 201904010457.

**ABSTRACT** In this study, *in-situ* MOCVD-grown SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N HEMTs were fabricated using ALD-Al<sub>2</sub>O<sub>3</sub>/PECVD-SiO<sub>2</sub> passivation. A high on/off current ratio of 10<sup>9</sup> and a low subthreshold swing of 64 mV/dec are achieved. The interface traps in the SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N structure are investigated using frequency-dependent capacitance-voltage and conductance measurements. The shift in threshold voltage, under a gate-bias stress of 4 V for 1000 s, is less than 0.06 V for the devices with 3 nm *in-situ* SiN as gate dielectric. This indicates excellent bias-induced threshold-voltage stability. A saturated drain current of 6.4 A, a specific on-resistance of 5.37 mΩ·cm<sup>2</sup>, and a high breakdown voltage of 1014 V are observed for the devices with a gate width of 20 mm. Baliga's figure of merit for the devices reaches 1.91 × 10<sup>8</sup> V<sup>2</sup>Ω<sup>-1</sup>cm<sup>-2</sup>, which confirms its potential for high-power-switching applications.


**INDEX TERMS** AlN/AlGaN heterostructure, *in-situ* SiN, Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> passivation, high-power application.

## I. INTRODUCTION

AlGaN/GaN high electron-mobility transistors (HEMTs) are widely used in high-frequency and high-efficiency power converters [1]–[3]. In addition to the conventional AlGaN/GaN heterostructure in III-nitrides, many other heterostructures, such as AlN/GaN, AlGaN/GaN/AlGaN, Al<sub>x</sub>Ga<sub>1-x</sub>N/Al<sub>y</sub>Ga<sub>1-y</sub>N, AlN/AlGaN, were investigated for power switching applications [4]–[7]. Among these heterostructures, AlN/AlGaN is one of the most promising candidates because GaN-based heterostructures with a thin AlN barrier layer can be used to fabricate normally-on and normally-off devices on the same wafer, which enables monolithic integration [8], [9]. Moreover, the AlGaN channel instead of the GaN channel can improve the breakdown characteristics and shift the threshold voltage to a positive value for normally-off devices [6], [10]. Compared to GaN-channel HEMTs, AlGaN-channel HEMTs exhibit a superior thermal stability in the DC performance at

elevated temperatures because of the weaker mobility degradation for the AlGaN channel heterostructure [6], [11], [12]. Until now, however, studies of AlN/AlGaN HEMTs, which are fabricated on commercial large-size Si substrates, have rarely been reported. Furthermore, studies of the passivation of AlN/AlGaN HEMTs with respect to high-voltage-and high-current - operation are also lacking.

In this paper, we fabricated *in-situ* metal organic chemical vapor deposition (MOCVD)-grown Si<sub>3</sub>N<sub>4</sub>/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N HEMTs on 6-inch p-Si substrates for high-power applications. Atom layer deposition (ALD)-Al<sub>2</sub>O<sub>3</sub> and plasma-enhanced chemical vapor deposition (PECVD)-SiO<sub>2</sub> were performed in sequence for passivation of Si<sub>3</sub>N<sub>4</sub>/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N HEMTs. Compared to Si<sub>3</sub>N<sub>4</sub>/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N HEMTs with SiO<sub>2</sub> passivation via PECVD, the devices, which used a passivation-process via ALD-Al<sub>2</sub>O<sub>3</sub> and PECVD-SiO<sub>2</sub>, show a much lower leakage-current of 3 × 10<sup>-7</sup> mA/mm. Moreover, a low



**FIGURE 1.** Schematic of cross-sectional of (a) sample A with Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> passivation layers and (b) sample B with a SiO<sub>2</sub> passivation layer.


subthreshold swing (SS) and a high  $I_{ON}/I_{OFF}$  was attained. The performance of Si<sub>3</sub>N<sub>4</sub>/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N HEMTs with ALD-Al<sub>2</sub>O<sub>3</sub>/PECVD-SiO<sub>2</sub> passivation layers, with a gate width of 20 mm, is also analyzed.

## II. DEVICE STRUCTURE AND FABRICATION

The AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N epilayer, which was used in this study, was grown on a 6-inch p-type Si (111) substrate (resistivity < 10Ω·cm) using MOCVD. The epitaxy structure consists of (bottom to top): a 4.2 μm AlGaN buffer layer, a 300 nm Al<sub>0.05</sub>Ga<sub>0.95</sub>N channel layer, a 5 nm AlN barrier layer, and a 3 nm *in-situ* SiN layer. The electron sheet density and electron mobility are  $4.5 \times 10^{12} \text{ cm}^{-2}$  and  $793 \text{ cm}^2/\text{Vs}$ , respectively. The device fabrication process started with mesa isolation via inductive coupled plasma etching. *In-situ* SiN in source/drain region was removed via reactive ion etching. Subsequently, the source and drain ohmic metals Ti/Al/Ni/Au (20nm/140nm/45nm/55nm) were deposited using electron beam (EB) evaporation, followed by annealing at 865 °C for 45 s in N<sub>2</sub> ambient. The ohmic contact resistance of the device was 0.65 Ω·mm determined using the transfer length method. A Ni/Au (45nm/200nm) bilayer was deposited as gate electrode on the *in-situ* SiN to form a metal-insulator-semiconductor (MIS) gate structure. Then, the wafer was passivated with a 3 nm Al<sub>2</sub>O<sub>3</sub>, which was deposited using thermal ALD at 300 °C with trimethylaluminum and H<sub>2</sub>O as precursors. An 800 nm SiO<sub>2</sub> was subsequently deposited using PECVD. The passivation layer above the contact pads was removed via ion-beam etching. Finally, the power metal Ni/Au (40nm/500nm) used for interconnection was deposited using EB evaporation. SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N HEMT with ALD-Al<sub>2</sub>O<sub>3</sub>/PECVD-SiO<sub>2</sub> passivation layers was denoted as sample A. SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N HEMT with an 800 nm SiO<sub>2</sub> passivation layer, which was deposited via PECVD, were fabricated as a reference (denoted as sample B). Fig. 1(a) and 1(b) show a cross-sectional view of sample A and sample B, respectively. The devices have a gate length ( $L_G$ ) of 2 μm, a gate width ( $W_G$ ) of 50 μm, and a gate-to-source ( $L_{GS}$ ) distance 3 μm. The gate-to-drain distance ( $L_{GD}$ ) varies from 6 μm to 32 μm.


## III. RESULTS AND DISCUSSIONS

Fig. 2(a) shows the transfer and the gate leakage characteristics of both samples. Sample A showed a much lower gate



**FIGURE 2.** (a) Transfer, gate leakage, and (b) output characteristics of both samples with  $L_{GD} = 6 \mu\text{m}$ .


leakage than sample B, which led to a higher  $I_{ON}/I_{OFF}$  up to 10<sup>9</sup>. In a conventional HEMT, the gate-leakage current consists of surface, bulk, and mesa edge leakages [13]. The high leakage current of sample B was caused by the surface damage that was induced by the active plasma sources during the PECVD [14], [15]. Tan *et al.* [16] proposed an electron hopping conduction involved for the gate leakage mechanism. The leakage current increased after SiO<sub>2</sub> passivation, as the effective barrier height for the hopping conduction process has been reduced [16]. Compared to PECVD-SiO<sub>2</sub>, the amount of damage introduced by ALD-Al<sub>2</sub>O<sub>3</sub> passivation has shown significant advantages in suppressing current collapse [17], [18]. The low dielectric constant of SiO<sub>2</sub> is attractive for passivation layer applications because the parasitic capacitance of the devices can be significantly reduced. Therefore, an ALD-Al<sub>2</sub>O<sub>3</sub>/PECVD-SiO<sub>2</sub> bilayer was used instead of PECVD-SiO<sub>2</sub> as passivation layer. For sample A, the ratio of  $I_{DS}$  to  $I_G$  at  $V_{GS} = 4 \text{ V}$  reached up to 10<sup>6</sup>, which ensures good gate reliability. Moreover, a low SS of 64 mV/dec was obtained for sample A. Sample B showed a more negative threshold voltage and a high  $I_{ON}$  than sample A, which indicates that sample B has a higher carrier concentration in the channel. It is possible that the increase in carrier concentration may be Si-related. One explanation could be the incorporation of Si as a shallow donor at the AlGaN surface for sample B [19]. The incorporation of Si was blocked by Al<sub>2</sub>O<sub>3</sub> layer for sample A. Therefore, sample B showed a higher saturated drain current ( $I_{DS,max}$ ) than sample A, as shown in Fig. 2(b). The saturated drain current of both samples is lower than that of conventional



**FIGURE 3.** C-V characteristics of the MIS capacitors with (a) Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> passivation and (b) SiO<sub>2</sub> passivation at different frequencies with bidirectional sweeps. The inset shows the top view of SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N MIS capacitor with Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> passivation. (c-d) Conductance as a function of radial frequency (full lines represent the fitted curves), and (e) trap state density as a function of the energy level below the conduction band for the MIS capacitors.

AlGaN/GaN HEMTs due to the high sheet resistance for AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N heterostructure. It can be improved further by optimizing material growth process in subsequent studies.


Frequency-dependent capacitance and conductance measurements were performed to investigate trap states in the SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N structures. Circular-shaped Ni-Au/SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N MIS capacitors with Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> passivation and SiO<sub>2</sub> passivation was used for these measurements. The diameter of the circular area is 100  $\mu\text{m}$ . A hysteresis and frequency dispersion near the threshold voltage can be seen in the capacitance-voltage curves in Figs. 3(a-b), which is induced by the trap states in AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N structure. The conductance, as a function of radial frequency for the MIS capacitors near the threshold voltage, is shown in Figs. 3(c-d). Furthermore, the trap state density and energy levels were extracted, see Fig. 3(e), using the method in Ref. 20. In the AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N heterostructure with Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> passivation, the trap state density ranged from  $2.17 \times 10^{13} \text{ cm}^{-2}\text{eV}^{-1}$  to  $2.54 \times 10^{12} \text{ cm}^{-2}\text{eV}^{-1}$  was located at energy level between 0.309 eV and 0.327 eV below the conduction band. This is a similar range as the trap state density and energy levels in the AlGaN/GaN heterostructure [20], [21]. In the AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N heterostructure with SiO<sub>2</sub> passivation, the trap state density




**FIGURE 4.** (a) Forward  $I_G - V_G$  measurement, on a semi-log scale, of both samples.  $I_D - V_{GS}$  curves of sample A with gate-bias stress of (b) 3 V for 3000 s and (c) 4 V for 1000 s at room temperature. (d) Threshold-voltage shift  $\Delta V_{TH}$  induced by different gate-bias stresses for 1000 s.

ranged from  $2.50 \times 10^{13} \text{ cm}^{-2}\text{eV}^{-1}$  to  $7.26 \times 10^{12} \text{ cm}^{-2}\text{eV}^{-1}$  was located at energy level between 0.273 eV and 0.349 eV below the conduction band. The AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N heterostructure with SiO<sub>2</sub> passivation showed a higher trap state density and a broader energy level than that with Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> passivation. Shallow trap levels dominate the gate leakage current [20]. Therefore, sample B showed a higher gate leakage than sample A.

It is noteworthy that the strong frequency dispersion near 4 V, as shown in Figs. 3(a-b), means that a high density of traps is present at the SiN/AlN interface. These interface traps have a significant impact on device reliability, especially the threshold-voltage stability [22], [23]. To evaluate the gate reliability and the threshold-voltage stability of both samples, both the forward gate breakdown characteristics and the bias-induced threshold voltage-instability were investigated. Fig. 4(a) shows forward  $I_G - V_G$  curves, on a semi-log scale, for both samples. The gate breakdown voltage was about 5 V and 4.7 V for sample A and sample B, respectively, with 3 nm *in-situ* Si<sub>3</sub>N<sub>4</sub> insulator. Figs. 4(b) and 4(c) show the  $I_D - V_{GS}$  curves of sample A, with a gate-bias stress of 3 V for 3000 s and 4 V for 1000 s, respectively. The threshold voltage was defined as the gate voltage at  $|I_D| = 10^{-3} \text{ mA/mm}$ . As the time of gate bias stress increased, shifts in the threshold voltage occurred - see Fig. 4(d). The threshold voltage shifting for the forward gate bias stresses was caused by the traps existing in the AlN barrier layer or SiN dielectric layer [24]. The shifts in threshold voltage under gate-bias stresses of 3 V and 4 V for 1000 s were below 0.04 V and 0.06 V, respectively. Sample A exhibits excellent bias-induced threshold-voltage stability. The shift in threshold voltage increased in absolute value with increasing gate-bias stress and stress time.



**FIGURE 5.** (a) Breakdown characteristics of both samples with different values for  $L_{GD}$ . (b) Vertical breakdown characteristics of SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N on Si. Top mesa area was  $100 \times 100 \mu\text{m}^2$ .



**FIGURE 6.** (a) Top view of the SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N HEMTs with  $Al_2O_3/SiO_2$  passivation and  $W_G = 20 \text{ mm}$ . (b) Pulsed  $I_D$ - $V_{DS}$  curves of both samples. A pulse width and period of  $500 \mu\text{s}$  and  $500\text{ms}$  were used, respectively. (c) Breakdown characteristics of both samples.

Moreover, the device failed more likely, when the gate-bias stress increased.

The breakdown characteristics of both samples with different values for  $L_{GD}$  are shown in Fig. 5. The  $V_{BR}$  of the devices is defined for an off-state current of  $10 \mu\text{A}/\text{mm}$ . For sample A with a floating substrate, the  $V_{BR}$  of the devices with  $L_{GD} = 12 \mu\text{m}$ ,  $26 \mu\text{m}$ , and  $32 \mu\text{m}$  were  $675 \text{ V}$ ,  $1428 \text{ V}$ , and  $1488 \text{ V}$ , respectively. For sample A with grounded substrate,  $V_{BR}$  of  $756 \text{ V}$ ,  $772 \text{ V}$ , and  $772 \text{ V}$  were obtained for devices with  $L_{GD}$  of  $12 \mu\text{m}$ ,  $26 \mu\text{m}$ , and  $32 \mu\text{m}$ , respectively. The  $V_{BR}$  with the grounded substrate hardly increased with increasing  $L_{GD}$  due to the vertical breakdown of SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N on Si. Sample B showed a much lower  $V_{BR}$  than sample A due to its higher leakage current. Fig. 5(b) shows the vertical breakdown characteristics of SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N on Si. The measurement setup is shown in the inset of Fig. 5(b). A hard breakdown voltage around  $940 \text{ V}$  was obtained for the epilayer. Therefore, the  $V_{BR}$ , with a grounded substrate for the sample A, could be increased by increasing the thickness of the epilayer or improving the crystalline quality of the epilayer in a future study.

**TABLE 1.** Comparison of AlN/AlGaN HEMTs.

Ref.	$I_{ON}/I_{OFF}$	SS (mV/dec)	$R_{on,sp}$ (mΩ·cm <sup>2</sup> )	$V_{BR}$ (V)	FOM (V <sup>2</sup> Ω <sup>-1</sup> cm <sup>-2</sup> )
[7]	$10^7$	75	643*	810	$1.02 \times 10^6$
[25]	/	/	37.9*	/	/
This work	$10^9$	64	14.4*	1428	$1.42 \times 10^8$
	/	/	5.37**	1014	$1.91 \times 10^8$

Note: \*Calculated by using  $R_{on,sp} = R_{on} \times (LSD + (1.5 \times 2) \mu\text{m})$ , considering a  $1.5 \mu\text{m}$  transfer length for the source/drain ohmic contacts for small area devices.

\*\*Calculated by using  $R_{on,sp} = R_{on} \times A$ , where  $A$  is the active device area for large area devices.

To further evaluate their potential in high-power applications, SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N HEMTs, with  $W_G = 20 \text{ mm}$ , were fabricated with  $Al_2O_3/SiO_2$  passivation and  $SiO_2$  passivation. They had a  $L_G$  of  $2 \mu\text{m}$ , a  $L_{GS}$  of  $3 \mu\text{m}$ , a  $L_{GD}$  of  $17 \mu\text{m}$ , a source field plate of  $4 \mu\text{m}$ , a drain field plate of  $1 \mu\text{m}$ , and a gate-finger width of  $500 \mu\text{m}$ . The top view of the device is shown in Fig. 6(a). Fig. 6(b) exhibits pulsed  $I_D$ - $V_{DS}$  tests for both samples. The quiescent drain bias was set to  $0 \text{ V}$ , and a pulse width and period of  $500 \mu\text{s}$  and  $500 \text{ ms}$  were used, respectively. A saturated drain current of  $6.4 \text{ A}$  and an on-resistance of  $0.83 \Omega$  were obtained for sample A with  $Al_2O_3/SiO_2$  passivation. The specific on-resistance ( $R_{on,sp}$ ) of sample A was  $5.37 \text{ m}\Omega\cdot\text{cm}^2$ , considering the active area. Sample B showed a slightly higher saturated drain current than sample A due to its higher carrier concentration. Fig. 6(c) shows the off-state breakdown characteristics for both samples. For sample A, a hard breakdown voltage of  $1014 \text{ V}$  was observed resulting from the surge in gate current. The gate current of sample B is almost equal to the drain current, which indicates that the breakdown of sample B is caused by gate leakage. Baliga's Figure of merit ( $FOM = V_{BR}^2/R_{on,sp}$ ) for sample A reached  $1.91 \times 10^8 \text{ V}^2\Omega^{-1}\text{cm}^{-2}$ , the highest among the reported values for AlN/AlGaN HEMTs. Table 1 shows the comparison of AlN/AlGaN HEMTs. The devices in this work show an excellent performance in terms of  $I_{ON}/I_{OFF}$ , SS,  $R_{on,sp}$ ,  $V_{BR}$ , and FOM. These results indicate its potential for high power applications.

#### IV. CONCLUSION

We fabricated SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N HEMTs with *in-situ* SiN as gate dielectric using ALD- $Al_2O_3$ /PECVD- $SiO_2$  passivation. The devices showed an extremely low reverse gate leakage of  $3 \times 10^{-7} \text{ mA/mm}$ , a high  $I_{ON}/I_{OFF}$  of  $10^9$ , and a low SS of  $64 \text{ mV/dec}$ . The gate reliability, which was induced by the interface traps, was investigated via gate-breakdown and bias-induced threshold voltage-instability measurements. The shift in threshold voltage increased with increasing gate-bias stress and stress time. Furthermore, the threshold-voltage shift, under gate-bias stress of  $4 \text{ V}$  for  $1000 \text{ s}$ , was below  $0.06 \text{ V}$ . The devices with a  $W_G$  of  $20 \text{ mm}$  showed a saturated drain current of  $6.4 \text{ A}$ , a specific on-resistance of  $5.37 \text{ m}\Omega\cdot\text{cm}^2$ , a high breakdown voltage of  $1014 \text{ V}$ , and a Baliga's FOM of  $1.91 \times 10^8 \text{ V}^2\Omega^{-1}\text{cm}^{-2}$ . These results indicate that *in-situ*-SiN/AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N

HEMTs, with ALD-Al<sub>2</sub>O<sub>3</sub>/PECVD-SiO<sub>2</sub> passivation, are promising devices for high-power applications.

## REFERENCES

- [1] Y. Wu, M. Jacob-Mitos, M. L. Moore, and S. Heikman, "A 97.8% efficient GaN HEMT boost converter with 300-W output power at 1 MHz," *IEEE Electron Device Lett.*, vol. 29, no. 8, pp. 824–826, Aug. 2008, doi: [10.1109/LED.2008.2000921](https://doi.org/10.1109/LED.2008.2000921).
- [2] T. Ueda, M. Ishida, T. Tanaka, and D. Ueda, "GaN transistors on Si for switching and high-frequency applications," *Jpn. J. Appl. Phys.*, vol. 53, no. 10, 2014, Art. no. 100214, doi: [10.7567/JJAP.53.100214](https://doi.org/10.7567/JJAP.53.100214).
- [3] X. Li *et al.*, "GaN-on-SOI: Monolithically integrated all-GaN ICs for power conversion," in *IEDM Tech. Dig.*, Dec. 2019, pp. 4.4.1–4.4.4, doi: [10.1109/IEDM19573.2019.8993572](https://doi.org/10.1109/IEDM19573.2019.8993572).
- [4] N. Herbecq *et al.*, "1900 V, 1.6 mΩ·cm<sup>2</sup> AlN/GaN-on-Si power devices realized by local substrate removal," *Appl. Phys. Exp.*, vol. 7, no. 3, Mar. 2014, Art. no. 034103, doi: [10.7567/APEX.7.034103](https://doi.org/10.7567/APEX.7.034103).
- [5] W. Zhang, J. Zhang, M. Xiao, L. Zhang, and Y. Hao, "Al<sub>0.3</sub>Ga<sub>0.7</sub>N/GaN (10 nm)/Al<sub>0.1</sub>Ga<sub>0.9</sub>N HEMTs with low leakage current and high three-terminal breakdown voltage," *IEEE Electron Device Lett.*, vol. 39, no. 9, pp. 1370–1372, Sep. 2018, doi: [10.1109/LED.2018.2859438](https://doi.org/10.1109/LED.2018.2859438).
- [6] W. Zhang, J. Zhang, M. Xiao, L. Zhang, and Y. Hao, "High breakdown-voltage (>2200 V) AlGaN-channel HEMTs with ohmic/Schottky hybrid drains," *IEEE J. Electron Devices Soc.*, vol. 6, no. 1, pp. 931–935, Aug. 2018, doi: [10.1109/JEDS.2018.2864720](https://doi.org/10.1109/JEDS.2018.2864720).
- [7] A. G. Baca *et al.*, "An AlN/Al<sub>0.85</sub>Ga<sub>0.15</sub>N high electron mobility transistor," *Appl. Phys. Lett.*, vol. 109, no. 3, Jul. 2016, Art. no. 033509, doi: [10.1063/1.4959179](https://doi.org/10.1063/1.4959179).
- [8] T. Zimmermann, Y. Cao, G. Li, G. Snider, D. Jena, and H. Xing, "Subcritical barrier AlN/GaN E/D-mode HFETs and inverters," *Phys. Status Solidi A*, vol. 208, pp. 1620–1622, Jul. 2011, doi: [10.1002/pssa.201001178](https://doi.org/10.1002/pssa.201001178).
- [9] D. F. Brown *et al.*, "Monolithic integration of enhancement and depletion-mode AlN/GaN/AlGaN DHFETs by selective MBE regrowth," *IEEE Trans. Electron Device*, vol. 58, no. 4, pp. 1063–1067, Apr. 2011, doi: [10.1109/TED.2011.2105268](https://doi.org/10.1109/TED.2011.2105268).
- [10] H. Hahn, B. Reuters, H. Kalisch, and A. Vescan, "AlN barrier HFETs with AlGaN channels to shift the threshold voltage to higher positive values: A proposal," *Semicond. Sci. Technol.*, vol. 28, no. 7, Jun. 2013, Art. no. 074017, doi: [10.1088/0268-1242/28/7/074017](https://doi.org/10.1088/0268-1242/28/7/074017).
- [11] X. Li *et al.*, "AlGaN channel MIS-HEMTs with a very high breakdown electric field and excellent high-temperature performance," *IEICE Electron. Exp.*, vol. 12, no. 20, Oct. 2015, Art. no. 20150694, doi: [10.1587/elex.12.20150694](https://doi.org/10.1587/elex.12.20150694).
- [12] M. Hatano *et al.*, "Comparative high-temperature DC characterization of HEMTs with GaN and AlGaN channel layers," in *Proc. CS MANTECH Conf.*, 2010, p. 101.
- [13] W. S. Tan, M. J. Uren, P. A. Houston, R. T. Green, R. S. Balmer, and T. Martin, "Surface leakage currents in SiNx passivated AlGaN/GaN HFETs," *IEEE Electron Device Lett.*, vol. 27, no. 1, pp. 1–3, Jan. 2006, doi: [10.1109/LED.2005.860383](https://doi.org/10.1109/LED.2005.860383).
- [14] T. Kuniie *et al.*, "A high reliability GaN HEMT with SiN passivation by Cat-CVD," in *Proc. IEEE CSIC Symp.*, 2004, pp. 197–200, doi: [10.1109/CSICS.2004.1392535](https://doi.org/10.1109/CSICS.2004.1392535).
- [15] H. J. Cho, J. C. Her, K. I. Lee, H. Y. Cha, and K. S. Seo, "Low damage SiNx surface passivation using remote ICP-CVD for AlGaN/GaN HEMTs," in *Proc. SSDM*, 2015, pp. 504–505, doi: [10.7567/SSDM.2008.P-6-4](https://doi.org/10.7567/SSDM.2008.P-6-4).
- [16] W. S. Tan, P. A. Houston, P. J. Parbrook, G. Hill, and R. J. Airey, "Comparison of different surface passivation dielectrics in AlGaN/GaN heterostructure field-effect transistors," *J. Phys. D*, vol. 35, no. 7, pp. 595–598, Apr. 2002, doi: [10.1088/0022-3727/35/7/304](https://doi.org/10.1088/0022-3727/35/7/304).
- [17] E. Miyazaki, Y. Goda, S. Kishimoto, and T. Mizutani, "Comparative study of AlGaN/GaN metal-oxide-semiconductor heterostructure field-effect transistors with Al<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> gate oxide," *Solid-State Electron.*, vol. 62, no. 1, pp. 152–155, 2011, doi: [10.1016/j.sse.2011.04.017](https://doi.org/10.1016/j.sse.2011.04.017).
- [18] J. W. Chung, O. I. Saadat, J. M. Tirado, X. Gao, S. Guo, and T. Palacios, "Gate-recessed InAlN/GaN HEMTs on SiC substrate with Al<sub>2</sub>O<sub>3</sub> passivation," *IEEE Electron Device Lett.*, vol. 30, no. 9, pp. 904–906, Sep. 2009, doi: [10.1109/LED.2009.2026718](https://doi.org/10.1109/LED.2009.2026718).
- [19] R. Veturay, N. Q. Zhang, S. Keller, and U. K. Mishra, "The impact of surface states on the DC and RF characteristics of AlGaN/GaN HFETs," *IEEE Trans. Electron Device*, vol. 48, no. 3, pp. 560–566, Mar. 2001, doi: [10.1109/16.906451](https://doi.org/10.1109/16.906451).
- [20] W. Zhang *et al.*, "Trap state analysis in AlGaN/GaN/AlGaN double heterostructure high electron mobility transistors at high temperatures," *Appl. Phys. Lett.*, vol. 110, no. 25, Jun. 2017, Art. no. 252102, doi: [10.1063/1.4986776](https://doi.org/10.1063/1.4986776).
- [21] P. Kordoš, R. Stoklas, D. Gregušová, and J. Novák, "Characterization of AlGaN/GaN metal-oxide-semiconductor field-effect transistors by frequency dependent conductance analysis," *Appl. Phys. Lett.*, vol. 94, no. 22, Jun. 2009, Art. no. 223512, doi: [10.1063/1.3148830](https://doi.org/10.1063/1.3148830).
- [22] G. Dutta, S. Turuvekere, N. Karumuri, N. DasGupta, and A. DasGupta, "Positive shift in threshold voltage for reactive-ion-sputtered Al<sub>2</sub>O<sub>3</sub>/AlInN/GaN MIS-HEMT," *IEEE Electron Device Lett.*, vol. 35, no. 11, pp. 1085–1087, Nov. 2014, doi: [10.1109/LED.2014.2357837](https://doi.org/10.1109/LED.2014.2357837).
- [23] T.-L. Wu *et al.*, "Correlation of interface states/border traps and threshold voltage shift on AlGaN/GaN metal-insulator-semiconductor high-electron-mobility transistors," *Appl. Phys. Lett.*, vol. 107, no. 9, Sep. 2015, Art. no. 093507, doi: [10.1063/1.4930076](https://doi.org/10.1063/1.4930076).
- [24] W. Zhang, X. Liu, L. Fu, J. Zhang, S. Zhao, and Y. Hao, "Investigation of threshold voltage shift and gate leakage mechanisms in normally off AlN/Al<sub>0.05</sub>Ga<sub>0.95</sub>N HEMTs on Si substrate," *AIP Adv.*, vol. 10, no. 11, Nov. 2020, Art. no. 115015, doi: [10.1063/5.0030299](https://doi.org/10.1063/5.0030299).
- [25] N. Yafune, S. Hashimoto, K. Akita, Y. Yamamoto, H. Tokuda, and M. Kuzuhara, "AlN/AlGaN HEMTs on AlN substrate for stable high-temperature operation," *Electron. Lett.*, vol. 50, no. 3, pp. 211–212, Jan. 2014, doi: [10.1049/el.2013.2846](https://doi.org/10.1049/el.2013.2846).