Received 30 December 2020; revised 3 February 2021; accepted 8 February 2021. Date of publication 17 February 2021; date of current version 4 March 2021. The review of this article was arranged by Editor M. Chan.

Digital Object Identifier 10.1109/JEDS.2021.3059854

# A Zero-Cost Technique to Improve ON-State Performance and Reliability of Power LDMOS Transistors

KUMARI NEERAJ KAUSHAL (Graduate Student Member, IEEE), AND NIHAR R. MOHAPATRA<sup>®</sup> (Senior Member, IEEE)

Department of Electrical Engineering, Indian Institute of Technology Gandhinagar, Gandhinagar 382355, India

CORRESPONDING AUTHOR: N. R. MOHAPATRA (e-mail: nihar@iitgn.ac.in)

This work was supported in part by the Department of Science and Technology (Government of India) through their Technology Development Program and in part by the Indian Space Research Organization through their RESPOND program. The work of Nihar R. Mohapatra was supported by the Visvesvaraya Ph.D. Scheme, MeitY, Government of India.

**ABSTRACT** In this paper, we have proposed a simple and zero-cost technique to improve ON-state and reliability performance of LDMOS transistors. We introduced doping gradient in the channel by optimizing position of the P-Well mask during test structure design/layout. Through proper device design, fabrication and measurement on different test structures, we have shown that the graded channel significantly improves the drive capability (upto ~30%), analog FoMs and hot-carrier reliability of LDMOS transistors without any penalty on the OFF-state performance. The performance improvement is independent of drift region design (breakdown voltage). The device physics behind different observations is also discussed with detailed TCAD simulations.

**INDEX TERMS** PMIC, LDMOS, doping gradient, breakdown voltage, specific on-resistance, transconductance, output conductance, electron velocity, hot carrier reliability.

#### I. INTRODUCTION

The Power Management Integrated circuits (PMICs) have witnessed a tremendous growth in recent years because of growing interest in Internet of Things (IoTs), System-on-Chips (SoCs), Electric Vehicles (EVs) and green energy solutions. The BCDMOS (Bipolar-CMOS-DMOS) process is typically used for fabricating these PMICs [1]-[4]. The Lateral Diffused MOS (LDMOS) transistor is heart of any BCDMOS process. These LDMOS transistors can withstand high voltage while at OFF state and can provide low drain to source resistance (Ron) during ON state. In many cases, the PMICs are required to deliver power to a load efficiently. A key factor in improving the power efficiency of PMICs is to deliver current with lowest possible ON-resistance [5], [6]. Further, drive strength of the LDMOS transistors need to be higher to reduce its size (overall chip area), associated capacitance, switching losses and to increase robustness of PMICs to load/line transients. The LDMOS transistors in PMICs should also have optimum trans-conductance (gm) and output conductance (gds) in order to have proper regulation and faster analog control. Further, the high operating

voltage of LDMOS transistors make them susceptible to hot carrier degradation. The carriers flowing inside the device get accelerated by high internal electric field, undergo impact ionization, get injected onto the oxide, generate defects by breaking bonds and change the device electrical behavior [7], [8]. The LDMOS transistors in PMICs should be immune to this phenomena. So, in a nutshell, the LDMOS transistors are expected to provide high off-state breakdown voltage ( $BV_{DS,off}$ , 1.5-2X of the operating voltage) at low specific on-resistance ( $R_{sp} = R_{on} x$  device pitch), optimum  $g_m$ ,  $g_{ds}$  and stronger hot carrier immunity.

Typically, drift region doping (N<sub>drift</sub>), length (L<sub>D</sub>) and thickness (t<sub>D</sub>) are engineered to set ON- and OFF-state breakdown voltages (BV<sub>DS,on</sub> and BV<sub>DS,off</sub>) and R<sub>on</sub>. Note that, the simultaneous optimization of BV<sub>DS,off</sub> and R<sub>on</sub> is always tricky. A range of techniques have been proposed/discussed in literature and used by industries to improve the BV<sub>DS,off</sub> – R<sub>on</sub> performance of LDMOS transistors. The reduced surface field (ReSURF) [9]–[13] and field plate techniques [14]–[16] have focused on R<sub>sp</sub> reduction without varying the BV<sub>DS,off</sub>, whereas the gate engineering



FIGURE 1. Schematic representation of the nLDMOS transistor used in this study. The overlap between gate and P-Well mask ( $L_W$ ) is varied from 0.2 to 0.4  $\mu$ m to have transistors with different channel doping profiles. The other processing steps are same. The thickness, doping of the drift region and the ReSURF implant are optimized to set the BV<sub>DS, on</sub> and BV<sub>DS, off</sub> of the transistor.

techniques (split gate architecture, gate work-function engineering etc.) have mainly focused on improving the on-state performance of LDMOS transistors [17]–[19]. However, most of these techniques involve extra process steps and complex device architectures thereby increasing process integration complexity and cost.

The graded channel concept (with a doping gradient from source to drain) has been tried in MOS transistors to improve device performance (ON current, switching speed) and hotcarrier reliability [20], [21]. The channel doping gradient is realised by tilted ion implantation (an additional process step) from the source side. This makes the device asymmetric, thus forcing all the transistors to be aligned during circuit layout (all Sources in one side and Drains in other side). This is a major bottleneck in designing high performance area efficient circuits. However, the LDMOS transistors are inherently asymmetric. Therefore, graded channel technique could be used to improve the device performance without any issue. Few research groups have demonstrated improved LDMOS transistors with graded channel doping [22]. But, most of these works have used additional process steps.

In this work, the P-Well mask is used to introduce graded channel in LDMOS transistors (done without any cost addition). The position of the P-Well mask with respect to Gate mask is varied to introduce different levels of doping gradient, which helped to improve Ron, Ion and gm without degrading device OFF-state performance and device hot carrier reliability. The effect of doping gradient on device performance is systematically investigated through measurements on properly designed test structures and on multiple dies. It is shown that the transistor ON-state performance can be improved by ~30% by proper optimization of doping gradient. The device physics behind this observation is discussed in detail using TCAD simulations. Although this manuscript has focused on nLDMOS transistors, similar improvement has also been observed for pLDMOS transistors. However, the pLDMOS transistor data is not included in this paper because of lack of space.

This paper is organized as follows. The device and measurement details are discussed in Section II. The DC

### TABLE 1. Device dimensions used in this work.

Devices	$L_G(\mu m)$	$L_D(\mu m)$	$L_W(\mu m)$	Ndrift
D1	0.6	0.7	0.4	N <sub>drift1</sub> , N <sub>drift2</sub> , N <sub>drift3</sub>
D2	0.6	0.7	0.3	N <sub>drift1</sub> , N <sub>drift2</sub> , N <sub>drift3</sub>
D3	0.6	0.7	0.2	N <sub>drift1</sub> , N <sub>drift2</sub> , N <sub>drift3</sub>
D4	0.45	0.7	0.2	Ndrift1, Ndrift2, Ndrift3

performance and analog/RF performance improvement with channel doping gradient is discussed in Sections III-A and III-B respectively. The hot carrier reliability with channel doping gradient is discussed in Section III-C. The device physics behind different observations is also discussed in Section III followed by conclusion in Section IV.

## **II. DEVICE DETAILS**

The transistors used in this work are fabricated using a well qualified CMOS process. The nLDMOS transistors are integrated into the CMOS process by adding one (non-critical) mask and few implants to form the Ndrift region. Fig. 1 shows schematic cross-section of the nLDMOS transistor. The channel region is implanted before gate stack formation using the P-Well mask. The test structures with different channel doping gradients are created by varying the overlap between the P-well mask and gate mask (L<sub>W</sub>). Table 1 summarizes the device dimensions used in the study. The transistors D1, D2 and D3 have gate/drift-region length  $(L_G/L_D)$  of 0.6/0.7 µm but different  $L_W$  (different channel doping gradient). Note that the minimum L<sub>W</sub> is limited by P-Well mask overlay error. L<sub>W</sub> very close to the mask overlay specification results in device variability issues. In this work, the  $L_W$  is limited to  $0.2\mu$ m. The transistors D3 and D4 have same L<sub>D</sub>/L<sub>W</sub> but different L<sub>G</sub>. All these devices are fabricated with 3 different drift dopings (Ndrift1, Ndrift2 and  $N_{drift3}$ ). All transistors have an oxide thickness of  $\sim$ 7nm and support a maximum gate voltage ( $V_{GS}$ ) of 3.3V.

The TCAD process suite Sentaurus [23] comprising of process and device simulation capabilities is used in this work to verify the device physics behind different observations. Several improved diffusion models are implemented in the process simulator to have the correct doping profiles. Fig. 2 shows 1D cut-line from 2D simulated doping profile along the channel for D1, D2 and D3. As shown, the channel doping gradient increases with decrease in L<sub>W</sub>. Note that the doping gradient could be further increased by increasing channel doping for a particular L<sub>W</sub>. For electrical simulations, hydrodynamic carrier transport model is used. Electron and hole impact ionization (II) are modeled using van Overstraeten-de Man model. ShockleyReadHall and Auger recombination models are included to account for carrier generation recombination. In addition, the bandgap narrowing model for silicon, doping-dependent Masetti mobility model, Lombardi surface mobility degradation model at siliconoxide interfaces and high-field mobility saturation models are switched ON. Fig. 3 shows the measured and simulated transfer and output characteristics for LDMOS transistors D1, D2 and D3. As shown, the simulated characteristics are



**FIGURE 2.** 1D cut-line from simulated 2D doping profile along the channel for transistors with different L<sub>W</sub>. The doping profile is taken 10nm below the Si-SiO<sub>2</sub> interface. The higher channel doping gradient is clearly observed for transistors with lower L<sub>W</sub> (D3).



**FIGURE 3.** Measured (symbols) and simulated (lines) (a) transfer characteristics at  $V_{DS} = 9V$  and (b) output characteristics at  $V_{CS} = 3V$  for transistors D1, D2, and D3. TCAD simulations are accurately calibrated with experimentally measured data.

in good agreement with the measured data. This calibrated deck is used to extract parameters like electric field and electron velocity in the channel.

# **III. RESULTS AND DISCUSSION**

The results presented in this section are from the devices fabricated with the same process flow. The transistors from same die and same wafer are used to study the effect of doping gradient on device performance and hot carrier reliability. The transistors from different wafers are used to study the effect of drift region doping (Ndrift) on relative device performance improvement due to doping gradient. Note that the transistors with Ndrift2 are used throughout the analysis unless specified. All measurements are performed on 13 different dies across the wafer. The Vth,lin and Vth,sat are extracted using constant current method at drain to source voltages (V<sub>DS</sub>) of 100mV and 15V respectively. The I<sub>on</sub> is measured at  $V_{GS}$  of 3.3V and  $V_{DS}$  of 15V. The  $R_{on}$  is extracted at V<sub>GS</sub> of 3.3V and V<sub>DS</sub> of 100mV. The BV<sub>DS,off</sub> is extracted at V<sub>GS</sub>/I<sub>D</sub> of 0V/100pA/µm. The Keysight's B1500 is used to perform DC and reliability measurements, while accurately calibrated TCAD simulations are used to understand the device physics behind the observations.



FIGURE 4. Experimentally measured (a) V<sub>th</sub>, Iin and (b) V<sub>th</sub>, Iin<sup>-</sup>V<sub>th</sub>, sat characteristics for a  $0.6\mu$ m long nLDMOS transistor with different channel doping gradients. The data is extracted from 13 different dies across the wafer. V<sub>th</sub>, Iin and V<sub>th</sub>, sat reduces slightly with decrease in L<sub>W</sub> because of reduction in average channel doping.



FIGURE 5. Experimentally measured output characteristics for devices D1, D2 and D3. Improvement in current with reduction in L<sub>W</sub> (increase in channel doping gradient) can be clearly observed.

#### A. DC PERFORMANCE

Figs. 4(a) and 4(b) show the measured  $V_{th,lin}$  and  $V_{th,lin}$  $V_{th,sat}$  characteristics for D1, D2 and D3. As shown,  $V_{th,lin}$ decreases with increase in the doping gradient because of reduction in average channel doping (refer Fig. 2). However, the  $V_{th,lin}$  difference is very less (D3 has ~25mV less  $V_{th,lin}$ compared to D1). The  $V_{th,sat}$  is ~50mV lower than  $V_{th,lin}$ for all the transistors thus implying that the doping gradient does not have any effect on the DIBL of transistors.

Fig. 5 shows the output characteristics of D1, D2 and D3. The characteristics clearly show the absence of quasisaturation, velocity saturation (in channel and drift regions) and high output impedance for all the transistors. Fig. 6a shows the extracted  $R_{on}$  as a function  $V_{th,lin}$  for D1, D2 and D3. Fig. 6b shows the extracted  $I_{on}$  as a function  $V_{th,sat}$  for D1, D2 and D3. As shown,  $R_{on}$  reduces by ~11% (at same  $V_{th,lin}$ ) and  $I_{on}$  improves by ~30% (at same  $V_{th,sat}$ ) with increase in the doping gradient. This is a significant improvement and is achieved without any changes to the drift region.

Moreover, the LDMOS transistors are used as switches in PMICs like voltage regulators and DC-DC converters. The



FIGURE 6. Experimentally measured, (a)  $R_{on}$  as a function of  $V_{th, lin}$  and (b)  $l_{on}$  as a function of  $V_{th, sat}$  for D1, D2 and D3. Significant improvement in  $R_{on}$  and  $l_{on}$  is observed for transistors with higher doping gradient.



FIGURE 7. (a)-(c) Width required to deliver 1A load current for transistors D1, D2, D3 at different gate overdrive voltages ( $V_{ov}$ ). The voltage drop across the transistor is set at 6V during this measurement. (d) Percentage reduction in width for delivering a particular load current as a function of voltage drop across the transistor. The transistors with higher doping gradient could deliver a particular load current at ~20-30% lower area.

area of the switches depends on the maximum load current rating of these circuits. These switches are always expected to deliver more current per unit width in order to facilitate lower input capacitance, lower switching losses, low switch mode spikes/ringing and lower circuit area. Figs. 7a–c plot the width required per ampere current for D1, D2 and D3 at different overdrive voltages ( $V_{ov} = V_{GS} - V_{th}$ ). The voltage drop across the switch ( $V_{drop,sw}$ ) is set at 6V. As shown, the transistor D3 is able to deliver 1A current at ~30% lower width compared to D1 at all  $V_{ov}$ s. This improvement reduces to ~20% for lower  $V_{drop,sw}$  (Fig. 7d). So, the transistors with higher doping gradient can service the same load at 20-30%



**FIGURE 8.** (a) Breakdown characteristics of transistors D1, D2 and D3. The BV<sub>DS, off</sub> is extracted at I<sub>D</sub> of 100pA/ $\mu$ m. (b) Measured I<sub>on</sub> as a function of BV<sub>DS, off</sub> for D1, D2 and D3. Significant improvement in I<sub>on</sub> at same BV<sub>DS, off</sub> is observed for transistors with higher doping gradient.



**FIGURE 9.** Improvement in I<sub>on</sub> and R<sub>on</sub> due to doping gradient for transistors with different Ndrift (N<sub>drift1</sub> > N<sub>drift2</sub> > N<sub>drift3</sub>). The BV<sub>DS</sub>, off varies with the drift region doping but the relative improvement in I<sub>on</sub> and R<sub>on</sub> due to doping gradient is same.

lower width. This will improve the transient behavior of the circuits significantly. Further, since the blocking voltage of the switch ( $BV_{DS,off}$ ) is mainly limited by the impact ionization at the gate edge and depends solely on the drift region doping/drift length, it is independent of doping gradient as shown in Fig. 8a. Fig. 8b shows I<sub>on</sub> as a function of  $BV_{DS,off}$  for D1, D2 and D3. As shown, the LDMOS transistors (power switches) with high drive capability and higher SOA can be designed without degrading their voltage blocking capability.

As mentioned in Section II, the doping gradient in the channel is created by selective implantation of the channel region (using the P-Well mask) and dopant diffusion during subsequent annealing steps. Therefore, with change in the channel doping profile, there will be some changes in the drift region doping profile. To examine the effect of this change (mainly at the channel-drift region junction) on the device performance, we have measured transistors with different drift region doping (N<sub>drift1</sub>, N<sub>drift2</sub> and N<sub>drift3</sub>). Fig. 9 shows the improvement in I<sub>on</sub> and R<sub>on</sub> due to doping gradient for transistors with different N<sub>drift</sub>

TABLE 2. Performance of LDMOS transistors for different channel doping gradient and drift region doping.

Devices	Ndrift	BV <sub>DS,off</sub> (V)	$\mathbf{R}_{on}(\Omega-\mathbf{mm})$	$\mathbf{R}_{sp} \ (\mathbf{m}\Omega - \mathbf{m}\mathbf{m}^2)$
	N <sub>drift1</sub>	21.53	4.9	10.192
D1	N <sub>drift2</sub>	25.06	5.06	10.525
	N <sub>drift3</sub>	28.80	5.22	10.858
	N <sub>drift1</sub>	21.50	4.53	9.422
D2	N <sub>drift2</sub>	25.00	4.68	9.734
	N <sub>drift3</sub>	28.70	4.82	10.026
	N <sub>drift1</sub>	21.42	4.39	9.131
D3	N <sub>drift2</sub>	24.55	4.53	9.422
	N <sub>drift3</sub>	28.65	4.67	9.714
D4	N <sub>drift1</sub>	21.70	4.08	7.797
	N <sub>drift2</sub>	25.00	4.21	8.125
	N <sub>drift3</sub>	29.10	4.35	8.396



FIGURE 10. Simulated (a) electron velocity, (b) lateral electric field (E<sub>lat</sub>), (c) transverse electric field (E<sub>trans</sub>) along the channel for transistors D1, D2 and D3. The cross-section is taken 10nm below the Si-SiO<sub>2</sub> interface. (d) Average electron mobility ( $\mu_{e, avg}$ ) in the channel as a function of V<sub>GS</sub>. The improved I<sub>D</sub> for D3 can be attributed to higher electron velocity in most part of the channel.

 $(N_{drift1}>N_{drift2}>N_{drift3})$ . Table 2 summarizes  $BV_{DS,off}$ ,  $R_{on}$  and  $R_{sp}$  ( $R_{on}$  X Device pitch) for different  $N_{drift}$  for D1, D2, D3 and D4. As expected, the  $BV_{DS,off}$  varies with change in drift region doping. However, the relative improvement in  $I_{on}$ ,  $R_{on}$  and  $R_{sp}$  with the doping gradient is still the same. This confirms that the improvement in device performance is solely due to the channel doping gradient.

Detailed TCAD simulations are then carried out to find the exact physics behind the improvement in device performance with doping gradient. Figs. 10a, 10b, and 10c show the simulated electron velocity, lateral electric field ( $E_{lat}$ ) and transverse electric field ( $E_{trans}$ ) along the channel for D1, D2 and D3. As shown, for transistors with higher gradient (i.e., D3),  $E_{lat}$  is higher at source side of the channel whereas  $E_{trans}$  is lower at drain side of the channel. The higher  $E_{lat}$  (at source side) results in faster acceleration of injected electrons leading to higher electron velocity in the channel. The lower



**FIGURE 11.** (a)  $g_m$  as a function of  $I_D$  for transistors D1, D2 and D3. (b) the relative improvement in  $g_m$  of D3 compared to D1 as a function of  $I_D$ . The  $g_m$  improves with doping gradient because of higher carrier velocity and this improvement reduces with increase in  $I_D$ .

 $E_{trans}$  in most part of the channel for D3 reduces scattering thus resulting in improved device characteristics. Overall, the increased  $E_{lat}$  at the source end and lower average  $E_{trans}$ in the channel is responsible for higher mobility of electrons in the channel as shown in Fig. 10d and higher current.

# **B. ANALOG/RF PERFORMANCE**

The device parameters such as  $g_m$ , trans-conductance generation efficiency ( $g_m/I_D$ ) and transit frequency ( $g_m/C_{gs}$ ) are very important for overall transient performance and stability of voltage regulators and DC-DC converters. All these parameters are extracted from the transfer and output characteristics measured at different drive current ( $I_D$ ) on transistors operating in the saturation region ( $V_{DS} = 9V$ ).

Fig. 11a shows  $g_m$  as a function of  $I_D$  for D1, D2 and D3. Note that at same  $I_D$ , the  $V_{ov}$  for D3 is less compared to that of D1 (refer Fig. 5). This means the source to channel barrier  $(\phi_{sc})$  for D3 is higher than D1 (at same  $I_D$ ). But still, the  $g_m$  for D3 is ~20% higher (at  $I_D$  of 150 $\mu$ A/ $\mu$ m) compared to D1 and this is primarily due to increase in the electron mobility because of the channel doping gradient. Since the  $V_{ov}$  difference (between D1 and D3) increases with increase in  $I_D$ , the improvement in  $g_m$  reduces with increase in the drive current as shown in Fig. 11b.

Fig. 12 shows  $g_m/I_D$  as a function of  $I_D$  for D1 and D3. As expected, D3 shows ~20% improvement in  $g_m/I_D$  (at  $I_D = 150\mu A/\mu m$ ) compared to D1. The higher transconductance generation efficiency in D3 can be exploited to build high performance PMICs.

We have also measured the gate-source capacitance ( $C_{gs}$ ) as function of  $I_D$  to predict the RF performance of transistors with doping gradient. The transit frequency indicator ( $g_m/C_{gs}$ ) is plotted as a function of  $I_D$  in Fig. 13. As shown, D3 has higher transit frequency at all  $I_Ds$ .

#### C. HOT CARRIER RELIABILITY

The LDMOS transistors are more sensitive to hot carrier (HC) degradation because of higher operating  $V_{DS}$ . Fig. 14 shows the  $E_{lat}$ , II and  $E_{trans}$  along the horizontal cut-line



FIGURE 12.  $g_m/I_D$  as a function of  $I_D$  for transistors D1 and D3. The transistor with higher doping gradient has higher  $g_m/I_D$ .



**FIGURE 13.**  $g_m/C_{gs}$  as a function of  $I_D$  for transistors D1, D2 and D3. Higher  $g_m$  for transistor with higher channel doping gradient improves  $g_m/C_{gs}$  (cutoff frequency) at all drive currents.

near Si-SiO<sub>2</sub> interface (along the channel and drift region) of a LDMOS transistor. The hot carriers are generated due to acceleration of injected carriers (from source) by E<sub>lat</sub>. These carriers undergo impact ionization (II) and generate electron-hole pairs. As shown in Fig. 14, the Elat and II is maximum at drain side gate edge. The II generated holes are collected by the substrate contact (substrate current, I<sub>B</sub>). The II generated electrons are collected at drain contact along with the injected electrons from source. Further, with a negative Etrans (bottom to top) near the drain side gate edge, some of these II generated holes are injected into the drift region spacer creating acceptor type traps [24]. These created traps are later filled by electrons. These negatively charged traps (after being filled by electrons) deplete the drift region below spacer, which results in degradation of the Ron and gm.

The hot carrier reliability of LDMOS transistors with different channel doping gradient is evaluated by performing constant bias stress experiments at room temperature. During this hot carrier stress, the device parameters such as  $R_{on}$  and  $g_{m,max}$  (maximum  $g_m$  at  $V_{DS} = 0.1V$ ) are monitored at logarithmic stress intervals (four times per decade). Fig. 15 shows the impact ionization rate, IIR (number of holes generated per one injected electron,  $I_B/I_S$ ) as a function of  $V_{GS}$ for D1, D2 and D3. The data is presented for  $V_{DS}$  of 9V,



FIGURE 14. Simulated  $E_{lat'}$  impact ionization rate (II) and  $E_{trans}$  along the channel for transistor D2. The cross-section is taken 10nm below the Si-SiO<sub>2</sub> interface. The  $E_{lat}$  and II peaks at the drain side gate edge. The negative  $E_{trans}$  near the drain side gate edge favours hot hole injection into the drift region spacer creating acceptor type traps thus degrading the device parameters.



**FIGURE 15.** The impact ionization rate (IIR) as a function of  $V_{CS}$  for D1, D2 and D3. The data is presented for 3 different  $V_{DS}$ . The transistor with higher channel doping gradient have less IIR.

12V and 15V. Note that the drift region-channel junction is more graded for transistors with higher channel doping gradient. Therefore, the IIR (at constant  $V_{GS}$  and  $V_{DS}$ ) is less for D3. Figs. 16a and 16b shows the time evolution of HC induced R<sub>on</sub> and g<sub>m,max</sub> degradation for D1, D2 and D3. The HC stress was performed at a bias condition corresponding to maximum II ( $V_{GS,stress} = 2.2V$ ,  $V_{DS,stress} = 15V$ ). The transistor D3 exhibits less HC degradation due to lower IIR and the same is observed for different stress bias conditions (as shown in Fig. 17). The HC degradation in LDMOS transistors also follows a simple power law and can be fitted into straight line (refer Fig. 16).

Note that at the same stress bias, the transistors with higher channel doping gradient (i.e., D3) have higher drive current because of higher carrier velocity. Therefore, the HC induced degradation for different channel doping gradient should be done at the same stress current. Fig. 18 shows  $R_{on}$  and  $g_{m,max}$  degradation as a function of stress current ( $I_{D,stress}$ ) for D1, D2 and D3. As shown, the HC induced degradation increases with reduction in  $I_{D,stress}$ . This is due to higher  $E_{lat}$  at drain side gate edge because of lower  $V_{GS}$ .



FIGURE 16. Time evolution of (a) R<sub>on</sub> and (b) g<sub>m</sub>, max degradation under hot carrier stress for D1, D2 and D3. The transistors with higher channel doping gradient exhibits lower HC degradation.



**FIGURE 17.** HC induced R<sub>on</sub> degradation for different stress bias conditions for D1, D2 and D3. The transistors with higher channel doping gradient exhibits lower HC degradation for all stress biases.



**FIGURE 18.** HC induced (a) R<sub>on</sub> and (b) g<sub>m, max</sub> degradation as a function of stress current for D1, D2 and D3. At same stress current, the transistors with higher channel doping gradient exhibits lesser HC degradation.

The HC induced degradation is lower for D3 compared to D1, D2. For example, at  $150\mu A/\mu m I_{D,stress}$ , D3 has  $\sim 3X$  lower degradation compared to D1.

Overall, it is observed that the channel doping gradient improves important device FoMs like  $R_{on}$ ,  $I_{on}$ ,  $g_m$ ,  $g_m/I_D$  and also improves the HC reliability. Fig. 19 plots the HC induced  $R_{on}$  degradation as a function of  $R_{sp}$  for different transistors. Both of these parameters are very important in



FIGURE 19. The HC induced R<sub>on</sub> degradation as a function of specific on-resistance (R<sub>sp</sub>) for different transistors. The device with L<sub>G</sub>/L<sub>W</sub>/L<sub>D</sub> of 0.45/0.2/0.7 $\mu$ m exhibits record R<sub>sp</sub> with much improved HC reliability.

PMICs. The increase in  $I_D$  with increase in channel doping gradient results in reduction of  $R_{sp}$ . The lower IIR with increase in channel doping gradient results in reduction of HC induced degradation. The reduction of  $L_G$  further reduces  $R_{sp}$  (due to pitch reduction) without affecting the device reliability. Note that the  $R_{sp}$  value of  $8.2m\Omega$ -mm<sup>2</sup> (at BV<sub>DS,off</sub> of 25V) for the transistor with  $L_G/L_W/L_D$  of  $0.45/0.2/0.7\mu$ m is successfully demonstrated. The  $R_{sp}$  is measured at a V<sub>GS</sub> of 3.3V. This is according to our knowledge, one of the best figures published till date.

# **IV. CONCLUSION**

In this work, we proposed a zero-cost technique to improve the critical parameters of LDMOS transistors. We introduced channel doping gradient by optimizing the P-Well mask position during layout. Through elaborate measurement on multiple transistors across multiple dies, we showed that the LDMOS transistor drive strength could be significantly increased by this method. We demonstrated  $R_{sp}$  value of  $8.2m\Omega$ -mm<sup>2</sup> at a BV<sub>DS,off</sub> value of 25V. Through long term reliability measurements, we also demonstrated that the process to improve the device performance also improves long term reliability thus SOA. The device physics behind these observations were discussed through detailed TCAD simulations. The results presented in this work indicates the potential of channel doping gradient in power LDMOS devices for efficient PMICs.

#### ACKNOWLEDGMENT

The authors would like to thank Semiconductor Laboratory (SCL, Department of Space, Government of India) for their support in device fabrication.

#### REFERENCES

- L. N. Hutter, "Power management ICs for green energy applications," Solid-State Technol., vol. 54, no. 7, pp. 32–34, 2011.
- [2] A. S. Adila, A. Husam, and G. Husi, "Towards the self-powered Internet of Things (IoT) by energy harvesting: Trends and technologies for green IoT," in *Proc. 2nd Int. Symp. Small-Scale Intell. Manuf. Syst. (SIMS)*, Cavan, Ireland, 2018, pp. 1–5, doi: 10.1109/SIMS.2018.8355305.

- [3] S. Pendharkar, "Smart power technologies enabling power SOC and SIP," in *Proc. IEEE Symp. VLSI Technol.*, Honolulu, HI, USA, 2016, pp. 1–2, doi: 10.1109/VLSIT.2016.7573394.
- [4] K. K. G. Avalur and S. Azeemuddin, "Power management IC architecture in automotive environment: Case study of rear view camera," in *Proc. TENCON IEEE Region 10 Conf.*, 2017, pp. 968–973, doi: 10.1109/TENCON.2017.8227998.
- [5] G. A. J. Amaratunga, F. Udrea, and R. A. McMahon, "Power integrated circuits: Devices and applications," in *Proc. Bipolar/BiCMOS Circuits Technol. Meeting*, Minneapolis, MN, USA, 1999, pp. 75–79, doi: 10.1109/BIPOL.1999.803530.
- [6] D. Disney and Z. J. Shen, "Review of silicon power semiconductor technologies for power supply on chip and power supply in package applications," *IEEE Trans. Power Electron.*, vol. 28, no. 9, pp. 4168–4181, Sep. 2013, doi: 10.1109/TPEL.2013.2242095.
- [7] P. Moens, G. Van den bosch, and G. Groeseneken, "Hot-carrier degradation phenomena in lateral and vertical DMOS transistors," *IEEE Trans. Electron Devices*, vol. 51, no. 4, pp. 623–628, Apr. 2004, doi: 10.1109/TED.2004.824688.
- [8] S. Liu *et al.*, "A review on hot-carrier-induced degradation of lateral DMOS transistor," *IEEE Trans. Device Mater. Rel.*, vol. 18, no. 2, pp. 298–312, Jun. 2018, doi: 10.1109/TDMR.2018.2833490.
- [9] R. P. Zingg, "On the specific on-resistance of high-voltage and power devices," *IEEE Trans. Electron Dev.*, vol. 51, no. 3, pp. 492–499, Mar. 2004, doi: 10.1109/TED.2003.822948.
- [10] K.-E. Ehwald *et al.*, "High performance RF LDMOS transistors with 5 nm gate oxide in a 0.25/spl mu/m SiGe:C BiCMOS technology," in *Int. Electron Devices Meeting Tech. Dig.*, Washington, DC, USA, 2001, pp. 1–4, doi: 10.1109/IEDM.2001.979657.
- [11] J.-Y. Kojima, J.-I Matsuda, M. Kamiyama, N. Tsukiji, and H. Kobayashi, "Optimization and analysis of high reliability 30–50V dual RESURF LDMOS," in *Proc. 13th IEEE Int. Conf. Solid-State Integr. Circuit Technol. (ICSICT)*, Hangzhou, China, 2016, pp. 392–394, doi: 10.1109/ICSICT.2016.7998931.
- [12] M. Zareiee, A. A. Orouji, and M. Mehrad, "A novel high breakdown voltage LDMOS by protruded silicon dioxide at the drift region," *J. Comput. Electron.*, vol. 15, no. 2, pp. 611–618, 2016.
- [13] A. A. Orouji and M. Mehrad, "Breakdown voltage improvement of LDMOSs by charge balancing: An inserted P-layer in trench oxide (IPT-LDMOS)," *Superlattices Microstruct.*, vol. 51, no. 3, pp. 412–420, 2012.

- [14] I. Cortes, F. Morancho, D. Flores, S. Hidalgo, and J. Rebollo, "Optimisation of low voltage field plate LDMOS transistors," in *Proc. Spanish Conf. Electron Devices*, Santiago de Compostela, Spain, 2009, pp. 475–478, doi: 10.1109/SCED.2009.4800537.
- [15] J. Park et al., "A proposal of LDMOS using deep trench poly field plate," in Proc. IEEE 27th Int. Symp. Power Semicond. Devices IC's (ISPSD), Hong Kong, 2015, pp. 149–152, doi: 10.1109/ISPSD.2015.7123411.
- [16] X. Luo *et al.*, "Novel reduced ON-resistance LDMOS with an enhanced breakdown voltage," *IEEE Trans. Electron Devices*, vol. 61, no. 12, pp. 4304–4308, Dec. 2014, doi: 10.1109/TED.2014.2364842.
- [17] K.-Y. Na, K.-J. Baek, G.-W. Lee, and Y.-S. Kim, "High-voltage LDMOS transistor with split-gate structure for improved electrical performance," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3515–3520, Oct. 2013, doi: 10.1109/TED.2013.2278974.
- [18] R. S. Saxena and M. J. Kumar, "Dual-material-gate technique for enhanced transconductance and breakdown voltage of trench power MOSFETs," *IEEE Trans. Electron Devices*, vol. 56, no. 3, pp. 517–522, Mar. 2009, doi: 10.1109/TED.2008.2011723.
- [19] R. Sithanandam and M. J. Kumar, "Linearity and speed optimization in SOI LDMOS using gate engineering," *Semicond. Sci. Technol.*, vol. 25, no. 1, Dec. 2009, Art. no. 15006, doi: 10.1088/0268-1242/25/1/015006.
- [20] C. Bulucea *et al.*, "Physics, technology, and modeling of complementary asymmetric MOSFETs," *IEEE Trans. Electron Devices*, vol. 57, no. 10, pp. 2363–2380, Oct. 2010.
- [21] J. Hoentschel *et al.*, "Implementation and optimization of asymmetric transistors in advanced soi cmos technologies for high performance microprocessors," in *Int. Electron Devices Meeting Tech. Dig.*, 2008, pp. 1–4, doi: 10.1109/IEDM.2008.4796775.
- [22] N. R. Mohapatra *et al.*, "The impact of channel engineering on the performance and reliability of LDMOS transistors," in *Proc. 35th Eur. Solid-State Device Res. Conf.*, Grenoble, France, 2005, pp. 1–4, doi: 10.1109/ESSDER.2005.1546689.
- [23] Sentaurus TCAD User Manual Version F-2016.09, Synopsys Inc., Mountain View, CA, USA, 2016.
- [24] A. N. Tallarico *et al.*, "Hot-carrier degradation in power LDMOS: Drain bias dependence and lifetime evaluation," *IEEE Trans. Electron Devices*, vol. 65, no. 11, pp. 5195–5198, Nov. 2018.