Received 31 October 2020; revised 13 January 2021; accepted 17 January 2021. Date of publication 26 January 2021; date of current version 25 February 2021. The review of this paper was arranged by Editor Z. Zhang.

Digital Object Identifier 10.1109/JEDS.2021.3054399

Planarized Trench Isolation of In_{0.52}Al_{0.48}As/In_{0.8}Ga_{0.2}As Metamorphic High-Electron-Mobility Transistor by Liquid Phase Chemical Enhanced Oxidation

HOUNG-WEI CHEN¹, TSUNG-YING LEE¹, JUNG-SHENG HUANG¹, KUAN-WEI LEE¹ (Member, IEEE), AND YEONG-HER WANG¹² (Member, IEEE)

1 Department of Electronic Engineering, I-Shou University, Kaohsiung 840, Taiwan 2 Institute of Microelectronics, Department of Electrical Engineering, National Cheng-Kung University, Tainan 701, Taiwan

CORRESPONDING AUTHOR: K.-W. LEE (e-mail: kwlee@isu.edu.tw)

This work was supported in part by the Ministry of Science and Technology (MOST) of Taiwan under Contract MOST 103-2221-E-214-043, Contract MOST 104-2221-E-214-026, and Contract MOST 109-2221-E-006-075-MY2.

ABSTRACT The liquid phase chemical enhanced oxidation (LPCEO) technique was applied to achieve planarized isolation of a high-indium-content $In_{0.52}Al_{0.48}As/In_{0.8}Ga_{0.2}As$ metamorphic high-electron-mobility transistor (MHEMT). Through a simple, low-temperature process not requiring costly machinery, electrical isolation of components was accomplished. In addition, multiple advantages were gained, including the production of planarized surfaces, low pollution, and reduction in the subsequent disposal of wet etching solution and costs for dry etching or ion implantation. Because of the decrease in lateral defect density caused by wet or dry etching and the further decrease in gate leakage current owing to the isolated oxide film, the performance of devices, with improved DC characteristics, less flicker noise, and enhanced high-frequency performance, can be increased.

INDEX TERMS Isolation, metamorphic high-electron-mobility transistor (MHEMT), oxidation.

I. INTRODUCTION

In the gallium arsenide (GaAs) integrated circuits (ICs) fabrication process, electrical isolation is necessary to reduce gate leakage current between components. To achieve a superior isolation effect, electrical insulating materials are typically adopted to space the components at specific distances. These materials include air, dielectrics, and semiconductor materials involving defects or doping with a deep-level impurity caused by ion bombardment. Mesa isolation [1]-[3] using air as the insulating material is the simplest approach. Specifically, isolation regions are etched deeply into the insulating substrates; therefore, the components are isolated in a pattern similar to islands. However, the surfaces of isolation regions produced using wet or dry etching are excessively heterogeneous in height, which is unfavorable for improving the photolithography resolution and reliability of metal interconnects.

A planarization isolation process provides the optimal conditions for photolithography imaging, facilitating the subsequent fabrication process. In addition, the planarization process can improve the reliability of metal interconnects and effectively enhance product density and functions. Chemical mechanical planarization (CMP) is currently a mainstream process for nanofabrication; however, the required equipment is complex and expensive. Moreover, using high-energy ion beams to perform ion bombardment or implantation (e.g., 100 keV to 5 MeV) on semiconductors has been widely studied. Again, however, the required equipment is complex and expensive, and the cost of machine maintenance is high [4]–[6].

Our previous studies have investigated an $In_{0.52}Al_{0.48}As/In_{0.53}Ga_{0.47}As$ metamorphic high-electronmobility transistor (MHEMT) with an oxidized InGaAs as gate oxide [7], [8] through liquid phase chemical enhanced





(b)



oxidation (LPCEO) [9]. In the present study, we adopted the near-room-temperature technique to conduct a planarized component isolation of a Schottky-gate high-indium-content $In_{0.52}Al_{0.48}As/In_{0.8}Ga_{0.2}As$ MHEMT. Wu *et al.* [10] performed substrate isolation by employing a GaAs MOS field effect transistor (MOSFET) and compared the effects of the no isolation process, mesa isolation, and planar oxide isolation. Their experimental results revealed that ohmic resistance at the two ends after insulation was 10^{6} times higher than that before isolation, and the effect of planar oxide isolation was comparable to that of mesa isolation. Notably, the degree of planarity obtained through planar oxide isolation was superior to that obtained from the nonplanar process of conventional wet etching. In other words, without mesa etching and by performing direct

oxidation, the degree of surface planarity of oxide film was almost identical to that of the component capping layer. Moreover, the gate metal lithography and lift-off processes can be satisfactorily controlled, and the amount of waste wet etching solution can be reduced.

II. EXPERIMENTAL

The In_{0.52}Al_{0.48}As/In_{0.8}Ga_{0.2}As MHEMT structure was grown through a molecular beam epitaxy system on a semiinsulating GaAs substrate. A 300-nm-thick InAlAs barrier layer was grown on a 300-nm-thick buffer layer, followed by a 6.5-nm-thick undoped high-indium-content In_{0.8}Ga_{0.2}As channel layer, a 3.5-nm-thick undoped InAlAs spacer layer, a Si δ -doping (6 \times 10¹² cm⁻²) layer, a 7.5-nm-thick undoped In_{0.52}Al_{0.48}As Schottky layer, and a 10-nm-thick In_{0.53}Ga_{0.47}As cap layer with an Si doping density of 5 \times 10¹⁸ cm⁻³. The measured electron mobility was 10700 cm²/Vs, and the sheet electron concentration was 3.32×10^{12} cm⁻² at room temperature.

Firstly, phosphoric acid-based etching solution was used to define the mesa pattern for reference samples; however, the experimental samples were immediately dipped into the LPCEO growth solution for 100 min to form the LPCEO isolation. More details regarding the preparation of the growth solution are in [7]. Briefly, device isolation is achieved through wet etching or LPCEO isolation individually. Figs. 1(a) and 1(b) present the top-view scanning electron microscopy (SEM) images of the samples with typical mesa wet etching and with LPCEO isolation before ohmic contacts, respectively. To ensure the isolation of individual elements for experimental samples, the oxidation process occurred at a sufficient depth, reaching at least the buffer layer. Thus, the objective of LPCEO isolation between individual active components was achieved. 370-nm-thick Au/Ge/Ni, 84:12:4 by percentage weight (not metal stack), ohmic contacts were formed through evaporation and then patterned by lift-off processes, followed by rapid thermal annealing at 370 °C for 30 s. After removing the InGaAs capping layer and part of the InAlAs layer by using phosphoric acid-based etching solution, 170-nm-thick Au was deposited as the gate. Figs. 2(a) and 2(b) present the cross-sectional structures of the Schottky-gate In_{0.52}Al_{0.48}As/In_{0.8}Ga_{0.2}As MHEMT with mesa wet etching and with LPCEO isolation, respectively. The gate dimensions for each finger are 1μ m(length) by 100 μ m(width).

III. RESULTS AND DISCUSSION

Figures 3(a) and 3(b) demonstrate the measured transconductance g_m and the drain current density I_{DS} as a function of the gate-source bias V_{GS} at a fixed 1 V of drain-source voltage V_{DS} for MHEMTs with mesa wet etching and with LPCEO isolation, respectively. The peak g_m and the threshold voltage were 320 mS/mm (315 mS/mm) and -0.25 V (-0.35 V), respectively, for the reference (experimental) case. The maximal g_m and gate voltage swing (defined by a 10% reduction of maximal gm) were nearly identical for both devices.





The insets depict the corresponding I_{DS} - V_{DS} characteristics. The maximal I_{DS} was 254 mA/mm at $V_{DS} = 2$ V and $V_{GS} = 0.5$ V for the experimental case, which was higher than that (231 mA/mm) for the reference case at the same voltages, indicating superior charge control due to the decrease in leakage current. In addition, we observed that 100 min oxidation was necessary to ensure the leakage currents between adjacent mesa active regions were sufficiently low. However, if the oxidation time was 110 nm, the active region became smaller due to the consumption of the semiconductor layers during the lateral oxidation processes of the LPCEO, leading to a decrease of carriers in the channel, accompanied by the degradation of I_{DS} and g_m .

Subthreshold behavior is associated with the MHEMT structure, which determines the true off state of such devices and affects power dissipation within monolithic microwave integrated circuit. Figs. 4(a) and 4(b) display the subthreshold characteristics at $V_{DS} = 0.1$ V and



FIGURE 3. g_m and corresponding I_{DS} - V_{DS} characteristics for MHEMTs (a) without and (b) with LPCEO isolation.

1.1 V of In_{0.52}Al_{0.48}As/In_{0.8}Ga_{0.2}As MHEMT without and with LPCEO isolation, respectively. Subthreshold swing SS, 111 mV/dec to 121 mV/dec, of the experimental sample was superior to that (136-137 mV/dec) of the reference sample. The I_{ON}/I_{OFF} ratio (3.8 × 10³ to 1.1 × 10³) of the experimental sample was better than that $(5.9 \times 10^2 \text{ to } 2.5 \times 10^2)$ of the reference one. ION is defined as IDS at VGS equals threshold voltage+0.5 V, and I_{OFF} is defined as I_{DS} at V_{GS} equals threshold voltage-0.5 V. These results reveal that the LPCEO isolation can suppress SS through reducing the surface recombination current of LPCEO-grown oxide near the isolated sidewall of the mesa. In other words, the number of unwanted carriers flowing from the source terminal under the off state was decreased. The superior SS or ION/IOFF ratio is owed to the suppressed leakage current density, and this trend is similar to the results in [11] and [12].

Fig. 5(a) presents a comparison of the two-terminal gatedrain diode characteristics. Fig. 5(b) depicts the magnified section of gate current densities versus reverse bias. The turnon voltage V_{on} of experimental case, 0.55 V, was slightly

Mesa wet etching

LPCEO isolation

-7 -6 -5

-8

-3 -2 -1 0

-4

Gate-drain voltage V_{GD} (V)

(a)

-9



FIGURE 4. Measured subthreshold current density of MHEMTs (a) without and (b) with LPCEO isolation.

higher than that (0.5 V) of reference case. In the experimental sample, the reverse gate-drain breakdown voltage BV_{GD} was -11.5 V, and the corresponding gate current density was decreased by approximately one order of magnitude, which was superior to that (-9.5 V) of the reference sample because of the LPCEO isolation. V_{on} and BV_{GD} are defined as the bias at which the gate current density is 1 mA/mm. In general, a higher Von accompanies a higher gate voltage swing. For the reference sample, a leakage current persisted between the gate terminal and the exposed InGaAs channel near the mesa sidewall [13], which can produce traps or defects, leading to an increased leakage current. The results demonstrate that the DC performance levels of the proposed MHEMT were not degraded when LPCEO isolation was used.

FIGURE 5. (a) Two-terminal gate-drain diode characteristics of both devices. (b) Magnified section of gate current density under reverse bias.

Gate-drain voltage VGD(V)

(b)

Mesa wet etching

PCEO isolation

-9 -8 -7 -6 -5 -4 -3 -2 -1 0

The gate current densities versus V_{GS} at distinct V_{DS} values were measured to obtain further insights into impact ionization phenomenon in the channel in both devices. Figs. 6(a) and 6(b) reveal that the gate current densities of the Schottky-gate MHEMT without and with LPCEO isolation were -0.6 mA/mm and -0.3 mA/mm at the maximal leakage current density with $V_{DS} = 1.6$ V, respectively. Electrons can achieve higher energy and generate electron-hole pairs through the impact ionization phenomenon, resulting in holes easily being injected into the metal gate [14]. In other words, hot-carrier-induced impact ionization results in a higher leakage density and a lower breakdown voltage. A bell-shaped curve is the typical signature of impact ionization [15], [16], which is triggered when the electrons are sufficiently hot to overcome the band gap. As detailed in Fig. 6(b), the electric





FIGURE 7. Measured flicker noise of MHEMTs with and without LPCEO isolation.



FIGURE 6. Gate current density as a function of V_{GS} at $V_{DS} = 1.4$ V and 1.6 V for MHEMTs (a) without and (b) with LPCEO isolation.

field near the gate-drain area at the same voltages is markedly reduced compared with that of the reference sample due to the reduced leakage path of sidewall passivated by the proposed isolation process. Thus, LPCEO isolation results in an effective passivation and a more complete isolation around the active region that further suppresses the leakage current (Figs. 5 and 6).

Generation-recombination noise produced by the recombination centers and traps in the bulk on the mesa sidewall or at the metal/semiconductor interface, is related to lowfrequency noise. Fig. 7 presents the low-frequency noise (i.e., flicker noise) of both devices was measured at V_{DS} of 1 V, and the drain current of 3 mA varied from frequencies of 10 to 10^5 Hz. Low-frequency spectral density (S_{iv}) is proportional to the value of $f^{-\gamma}$, where f stands for frequency and γ is the frequency exponent [17]. In the experimental case, S_{iv} was lower than that in the reference case across the range of frequencies, and the related values of γ were fitted as 1.02 and 1.24, respectively. Generally, a larger γ closely corresponded to generation-recombination noise. Because flicker noise was associated with defects within the MHEMTs, lower S_{iv} values imply that the LPCEO isolation was effective in suppressing defects or traps in the proposed devices. Therefore, the oxidized sidewall can satisfy the dangling bonds to eliminate surface or interface traps, with reduced flicker noise.

FIGURE 8. Microwave characteristics of both devices at maximum gm

measured from 0.5 GHz to 50 GHz.

The unity-current-gain cutoff frequency f_T was obtained by setting the small-signal current gain H₂₁ equals to unity. The maximum stable gain MSG, which is the maximum gain obtained from a transistor in combination with external matching impedances under the overall stability factor equals 1 at the operating frequency. The maximum frequency of oscillation f_{max} is defined as the frequency at which the maximum available gain MAG becomes unity. As shown in Fig. 8, the measured f_T and f_{max} values were

LPCEO isolation	with	without
Maximum I _{DS} (mA/mm)	254	231
Maximum g _m (mS/mm)	315	320
Von (V)	0.55	0.5
BV _{GD} (V)	-11.5	-9.5
SS (mV/dec)	111-121	136-137
Ion/Ioff	3.8×10 ³ - 1.1×10 ³	5.9×10 ² - 2.5×10 ²
Frequency exponent γ	1.02	1.24
f⊤	30	23
<i>f</i> _{max}	39	35

 TABLE 1. Summary of device performance indicators for high-indiumcontent Schottky-gate InAlAs/InGaAs MHEMTs with and without LPCEO isolation.

30 (23) GHz and 39 (35) GHz, respectively, at the maximum g_m with $V_{DS} = 1$ V for the Schottky-gate MHEMT with LPCEO isolation (vs. the reference MHEMT with mesa wet etching). The gate-source capacitance C_{gs} and the gate-drain capacitance C_{gd} were extracted from the S-parameters of the experimental sample ($C_{gs} = 0.334$ pF, $C_{gd} = 0.045$ pF) for comparison with those of the reference sample ($C_{gs} = 0.426$ pF, $C_{gd} = 0.041$ pF). The increased microwave performance levels of the proposed device may have resulted from the increased ratio of g_m to ($C_{gs} + C_{gd}$). Moreover, the reduced surface recombination may have contributed to the microwave performance levels. A similar trend was reported in [4] and [18].

We created 30 samples with and without LPCEO isolation. Under the same manufacturing process and parameters, but with different batches of samples, we chose the best value to determine the potential of the devices, which also conformed to the statistical trend. Regarding microwave characteristics, for the devices without LPCEO isolation, the $f_{\rm T}$ was distributed between 16 GHz and 23 GHz, and the f_{max} ranged from 26 GHz to 35 GHz. The mean $f_{\rm T}$ and $f_{\rm max}$ values were 19.8 GHz and 30.1 GHz with standard deviations of 1.4 GHz and 1.9 GHz, respectively. For the devices with LPCEO isolation, the $f_{\rm T}$ value was distributed between 22 GHz and 30 GHz, and the f_{max} value ranged from 32 GHz to 39 GHz. Mean $f_{\rm T}$ and $f_{\rm max}$ values were 26.1 GHz and 35.5 GHz with standard deviations of 1.7 GHz and 1.5 GHz, respectively. The best performance levels of the high-indiumcontent Schottky-gate InAlAs/InGaAs MHEMTs with and without LPCEO isolation in this work are summarized in

Table 1. An LPCEO isolation structure is expected to result in reduced subthreshold swing, suppressed gate current density, improved flicker noise, and enhanced high-frequency characteristics. Multiple advantages can be gained, including the production of planarized surfaces, low pollution, and reductions in the subsequent disposal of wet etching solution and costs related to dry etching or ion implantation. Therefore, LPCEO isolation is favorable for subsequent photolithography and metal lift-off processes.

IV. CONCLUSION

The study demonstrated the applicability of the LPCEO technique for achieving planarized isolation in a Schottky-gate $In_{0.52}Al_{0.48}As/In_{0.8}Ga_{0.2}As$ MHEMT. Through a low-cost and low-temperature process that does not require expensive machinery, electrical isolation between the components was accomplished. Because of the decrease in lateral defect density caused by wet or dry etching and the further decrease in the gate leakage current, the overall performance of devices, involving suppressed leakage currents, less flicker noise, and enhanced high-frequency performance, can be increased.

ACKNOWLEDGMENT

This manuscript was edited by Wallace Academic Editing.

REFERENCES

- H. Maher *et al.*, "High-speed AlGaN/GaN HFETs fabricated by wet etching mesa isolation," *Electron. Lett.*, vol. 36, no. 23, pp. 1969–1971, Nov. 2000.
- [2] W. Zhao, S. Kim, J. Zhang, and I. Adesida, "Thermally stable Ge/Ag/Ni ohmic contact for InAlAs/InGaAs/InP HEMTs," *IEEE Electron Device Lett.*, vol. 27, no. 1, pp. 4–6, Jan. 2006.
- [3] G. Moschetti *et al.*, "Stability investigation of large gate-width metamorphic high electron-mobility transistors at cryogenic temperature," *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 10, pp. 3139–3150, Oct. 2016.
- [4] G. Moschetti, P. Nilsson, A. Hallén, L. Desplanque, X. Wallart, and J. Grahn, "Planar InAs/AlSb HEMTs with ion-implanted isolation," *IEEE Electron Device Lett.*, vol. 33, no. 4 pp. 510–512, Apr. 2012.
- [5] H. Umeda, T. Takizawa, Y. Anda, T. Ueda, and T. Tanaka, "High-voltage isolation technique using Fe ion implantation for monolithic integration of AlGaN/GaN transistors," *IEEE Trans. Electron Devices*, vol. 60, no. 2, pp. 771–775, Feb. 2013.
- [6] C.-H. Wu *et al.*, "Normally-off GaN MIS-HEMT with F⁻ doped gate insulator using standard ion implantation," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 893–899, 2018.
- [7] K.-W. Lee, N.-Y. Yang, M.-P. Houng, Y.-H. Wang, and P.-W. Sze, "Improved breakdown voltage and impact ionization in InAlAs/InGaAs metamorphic high-electron-mobility transistor with a liquid phase oxidized InGaAs gate," *Appl. Phys. Lett.*, vol. 87, no. 26, pp. 263501-1–263501-3, 2005.
- [8] K.-W. Lee, H.-C. Lin, F.-M. Lee, H.-K. Huang, and Y.-H. Wang, "Improved microwave and noise performance of InAlAs/InGaAs metamorphic high-electron-mobility transistor with a liquid phase oxidized InGaAs gate without gate recess," *Appl. Phys. Lett.*, vol. 96, no. 20, pp. 203506-1–203506-3, 2010.
- [9] H.-H. Wang, C.-J. Huang, Y.-H. Wang, and M.-P. Houng, "Liquid phase chemical-enhanced oxidation for GaAs operated near room temperature," *Jpn. J. Appl. Phys.*, vol. 37, no. 1A, pp. L67–L70, 1998.
- [10] J.-Y. Wu, H.-H. Wang, P.-W. Sze, Y.-H. Wang, and M.-P. Houng, "A planarized shallow-trench-isolation for GaAs devices fabrication using liquid phase chemical enhanced oxidation process," *IEEE Electron Device Lett.*, vol. 23, no. 5, pp. 237–239, May 2002.
- [11] J. W. Chung, J. C. Roberts, E. L. Piner, and T. Palacios, "Effect of gate leakage in the subthreshold characteristics of AlGaN/GaN HEMTs," *IEEE Electron Device Lett.*, vol. 29, no. 11, pp. 1196–1198, Nov. 2008.

- [12] Z. Tong, P. Ding, Y. Su, J. Niu, D. Wang, and Z. Jin, "Surface improvement of InAlAs/InGaAs InP-based HEMT through treatments of UV/ozone and TMAH," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 600–607, 2020.
- [13] S. R. Bahl, M. H. Leary, and J. A. del Alamo, "Mesa-sidewall gate leakage in InAlAs/InGaAs heterostructure field-effect transistors," *IEEE Trans. Electron Devices*, vol. 39, no. 9, pp. 2037–2043, Sep. 1992.
- [14] T. Suemitsu, T. Enoki, N. Sano, M. Tomizawa, and Y. Ishii, "An analysis of the kink phenomena in InAlAs/InGaAs HEMT's using two-dimensional device simulation," *IEEE Trans. Electron Devices*, vol. 45, no. 12, pp. 2390–2399, Dec. 1998.
- [15] G. Meneghesso, T. Grave, M. Manfredi, M. Pavesi, C. Canali, and E. Zanoni, "Analysis of hot carrier transport in AlGaAs/InGaAs pseudomorphic HEMTs by means of electroluminescence," *IEEE Trans. Electron Devices*, vol. 47, no. 1, pp. 2–10, Jan. 2000.
- [16] M. Boudrissa *et al.*, "Enhancement-mode Al_{0.66}In_{0.34}As/Ga_{0.67}In_{0.33}As metamorphic HEMT, modeling and measurements," *IEEE Trans. Electron Devices*, vol. 48, no. 6, pp. 1037–1044, Jun. 2001.
- [17] B. Hughes, N. G. Fernandez, and J. M. Gladstone, "GaAs FET's with a flicker-noise Corner below 1 MHz," *IEEE Trans. Electron Devices*, vol. ED-34, no. 4, pp. 733–741, Apr. 1987.
- [18] H. Sun et al., "Nanometric AlGaN/GaN HEMT performance with implant or mesa isolation," *IEEE Electron Device Lett.*, vol. 32, no. 8, pp. 1056–1058, Aug. 2011.



JUNG-SHENG HUANG received the Ph.D. degree from the Department of Electrical Engineering, University of Missouri-Rolla, Rolla, MO, USA, in 1994. He is currently an Associate Professor of the Department of Electronic Engineering, I-Shou University, Kaohsiung, Taiwan. His research interests include semiconductor devices simulation, semiconductor solar cells, III–V compound semiconductor, and a-SI TFT LCD display.



KUAN-WEI LEE (Member, IEEE) received the Ph.D. degree from the Department of Electrical Engineering, National Cheng-Kung University, Tainan, Taiwan, in 2006. He is currently a Professor of the Department of Electronic Engineering, I-Shou University, Kaohsiung, Taiwan. His research and teaching activities have focused on III–V compound semiconductor, metal-oxide-semiconductor technology, and semiconductor device simulation. He is a member of Phi Tau Phi.



HOUNG-WEI CHEN was born in Kaohsiung, Taiwan, in 1986. He received the M.S. degree from the Department of Electronic Engineering, I-Shou University, Kaohsiung, in 2014. His research is related to III–V compounds semiconductors.



TSUNG-YING LEE was born in Kaohsiung, Taiwan, in 1996. He received the B.S. degree from the Department of Electronic Engineering, I-Shou University, Kaohsiung, in 2019, where he is currently pursuing the M.S. degree in electronic engineering. His research is focused on III–V compounds semiconductors.



YEONG-HER WANG (Member, IEEE) received the B.S. and Ph.D. degrees in electrical engineering from National Cheng Kung University (NCKU), Tainan, Taiwan, in 1978 and 1985, respectively.

He is currently a Distinguished Professor of the Department of Electrical Engineering, Institute of Microelectronics and Department of Photonics, NCKU. His research and teaching activities have focused on semiconductor devices and physics, in the development and modeling of III–V

compound semiconductor devices. His current interests are developing new techniques for oxide materials for III–V based metal-oxide-semiconductor or heterostructure FETs and also responsible for the MMIC design and fabrication, especially for high power MMIC by AlGaN/GaN HEMT devices.