Received 31 August 2020; revised 22 November 2020; accepted 20 December 2020. Date of publication 23 December 2020; date of current version 28 January 2021. The review of this paper was arranged by Editor N. Collaert.

Digital Object Identifier 10.1109/JEDS.2020.3046953

Extremely-Low Threshold Voltage FinFET for 5G mmWave Applications

A. RAZAVIEH[®]¹, Y. CHEN[®]², T. ETHIRAJAN[®]¹, M. GU[®]¹, S. CIMINO[®]¹, T. SHIMIZU[®]¹, M. K. HASSAN[®]¹, T. MORSHED[®]¹, J. SINGH[®]¹, W. ZHENG[®]¹, V. MAHAJAN[®]¹, H. T. WANG[®]¹, AND T. H. LEE[®]¹

1 RF/mmWave Department, GLOBALFOUNDRIES, Malta, NY 12020, USA 2 Design Enablement Department, GLOBALFOUNDRIES, Santa Clara, CA 95054, USA CORRESPONDING AUTHORS: A. RAZAVIEH (e-mail: ali.razavieh@gmail.com)

ABSTRACT An optimized doping process is used to achieve extremely-low threshold voltage (ELVT) FinFETs for low-power mmWave applications based on 12nm node technology platform. With the $V_{TH} \approx$ 100mV ELVT FinFET shows 15% I_{EFF} improvement at the same V_{DD} compared to its super-low threshold voltage (SLVT) counterpart, while mismatch and reliability performances are comparable. F_T/F_{MAX} of ~305GHz/~315GHz and comparable Maximum Stable Gain (*MSG*) to SLVT FinFET gives ELVT FinFET an advantage for mmWave 5G low-power applications. Local oscillator (LO) chain blocks are investigated as a circuit level example to confirm the benefits of ELVT FinFET. An optimized LO transmission Line (TL) driver using ELVT FinFETs results in ~9% and ~8% reduction in V_{DD} and power consumption respectively at the same phase-noise (PN) level as the SLVT based design. If operated at the same V_{DD} of 0.525V ELVT FinFET can improve the VCO Figure of Merit (FOM_{VCO}) by ~2.8dB.

INDEX TERMS FinFET, extremely-low threshold voltage, radio frequency, 5G, RF, mmwave, transceiver, voltage-controlled oscillator, oscillator chain.

Rapidly approaching sub-6GHz and mmWave 5G transition will transform our world to an environment in which everyone is connected to everything at all times. This requires innovative design tweaks to implement new lowpower, low-cost devices, with high scalability and optimized battery lifetime for a variety of upcoming applications such as Internet of Things (IoT), autonomous vehicles, drones, smart cities, and even more power efficient cell phones [1], [2]. In this framework, Sub-6GHz 5G mobile architectures typically use a standalone hybrid transceiver with separate technologies which operate on the existing 4G bands (700MHz, 2.5GHz, etc.) and additional frequency bands between 3.3GHz and 5GHz while, 5G mmWave implementation uses frequency bands above 24GHz to enable extremely high data rate transmission [3]. This new system specifications will put severe pressure on the industry to adopt new devices to better serve the needs of various subsections of 5G mobile transceivers. For some time 28nm bulk CMOS has been the main technology platform for mobile phone transceivers [4], [5]. However, a recent transition to FinFET is enabling more digital content and additional low

power benefits for Analog and RF circuits [6]–[9]. In this context, a new low-power RF FinFET (ELVT) based on GLOBALFOUNDRIES 12nm node technology platform is fully investigated and compared with the existing SLVT FinFET in terms of DC/RF performance. Following sections explain, while the ELVT device can be implemented through minor process integration changes with no additional mask, i.e., minimum extra cost it can deliver better DC and RF performance compared to the SLVT FinFET for specific sub-6GHz and mmWave 5G transceiver applications.

I. DC PERFORMANCE

CMOS SLVT and ELVT transistors are integrated using 12nm node FinFET technology (see Fig. 1) for 1:1 direct comparison. ELVT FinFET is integrated by modifying the channel/halo doping of the existing SLVT FinFET to achieve the required V_{TH} reduction of ~90mV and ~70mV (statistical average) for NFET and PFET respectively. The mentioned threshold voltages are optimized to provide an *IDSAT* and *IEFF* boost of ~10% and ~15% at the same VDD = 0.8V, nominal supply voltage for this technology,



FIGURE 1. a) NFET and b) PFET Normalized output characteristics clearly show the ELVT *ID_{SAT}* and *I_{EFF}* boost of ~10% and ~15% c) Transfer characteristics confirm the *V_{TH}* reduction of ~90mV and ~70mV for NFET and PFET respectively, while DIBL values are in an adequate range for an Analog/RF transistor c) Cross-sectional TEM images of GLOBALFOUNDRIES 12nm node RF FinFET demonstrates a near perfection Fin profile [6].

TABLE 1. DC FoMs of 6-Fin $L_{GATE} = 14$ nm SLVT/ELVT FinFETs.

	NF	ET	PFET		
Parameter	SLVT	ELVT	SLVT	ELVT	
VTSAT [mV]	181	87	151	77.4	
IDSAT [µA/µm]	966	1078	908	1018	
IEFF [μA/μm]	533	615	470	550	
DIBL [mV]	35.3	57.2	46.2	59.6	

for both NFET and PFET devices [10]. Fig. 1 compares the Output and Transfer characteristics of SLVT and ELVT FinFETs to highlight the performance improvements for various bias conditions. DC performance key *FOMs* are summarized in Table 1.

In order to confirm the electrostatic stability of the ELVT FinFET TCAD simulations are performed using Sentaurus device simulator [11]. Simulation results of Fig. 2 along with Table 1 indicate that while the required doping adjustments can provide the targeted on-state performance, the electric field line orientation in the channel shows no major change, i.e., negligible deterioration in device electrostatic conditions. DIBL values for ELVT FinFET are in an adequate range for an RF/mmWave transistor (see Table 1) [12].

II. RELIABILITY

To fully evaluate the reliability of ELVT FinFETs Bias Temperature Instability (BTI) and Hot Carrier Injection (HCI) reliability tests have been performed on SLVT and ELVT transistors by means of Constant Voltage Stress (CVS) where the stress was regularly interrupted to monitor the device performance parameters (V_{TH} for BTI and ID_{SAT} for HCI) over a stress time up to 10^4 seconds [13]. Normalized data on Fig. 3 show that BTI



FIGURE 2. TCAD simulation results show the electric field intensity in the channel for a) SLVT NFET, b) ELVT NFET, c) SLVT PFET and d) ELVT PFET. Similarity of electric field line orientations in the channel confirms no major change in the device electrostatic conditions.



FIGURE 3. Normalized ELVT and SLVT a) NFET and b) PFET BTI show a comparable VT_{SAT} shift over 10⁴ seconds stress time, while ELVT NFET c) and d) PFET HCI confirms similar or better *ID*_{SAT} degradation over the same stress time for 40-Fin, $L_{GATE} =$ 14nm anchor devices.

and HCI degradation trends follow the expected power law dependence over the defined stress time for both NFET and PFET devices [14]. Time slope does not depend on the threshold voltage flavor meaning for BTI and HCI the underlying physical degradation mechanism is similar for both devices. NFET BTI is mostly due to charge trapping in the gate dielectric, while PFET BTI is mostly due to interface degradation [15], while HCI is typically related to the interface degradation for both device types [16]. With regards to absolute level of degradation, the ELVT device shows improved or comparable BTI and HCI degradation compared to the SLVT case for NFET and PFET (see Fig. 3). It is concluded from the presented data that counter-doping has a negligible effect on either the gate vertical electric field that controls BTI or on the lateral electric field in the channel that controls HCI.

TABLE 2.	Extracted	Avt	and A_β	for :	SLVT/ELVT	12nm	node	FinFETs.
----------	-----------	-----	---------------	-------	-----------	------	------	----------

	SLVT		ELVT	
	AVT [mV×µm]	Aβ [μm×5%]	AVT [mV×µm]	Αβ [μm×5%]
NFET	0.8	0.17	1.2	0.18
PFET	1.1	0.23	1.1	0.22

III. MISMATCH

Precision of analog and RF integrated circuit building blocks is significantly impacted by the mismatch of identically designed transistors in close proximity, therefor the mismatch characteristics of the ELVT device is investigated and benchmarked against the reference SLVT transistor. Specifically, threshold voltage ΔVT_{SAT} and current factor differences $\Delta\beta$ ($\beta = \mu C_{OX}W/L$) of matched pair of transistors are compared in this context. Equations 1 and 2 are used to extract A_{VT} and A_{β} values from the hardware based on standard deviation trends (σ) of ΔVT_{SAT} and $\Delta ID_{SAT}/ID_{SAT}$ versus $1/\sqrt{LW}$ for ELVT and SLVT devices with $L_{GATE} = 14$ nm and different number of Fin [17], [18]:

$$\sigma^2(\Delta V_{VT}) = \frac{A_{VT}^2}{W.L} \tag{1}$$

$$\left(\frac{\sigma(\Delta I_D)}{I_D}\right)^2 = \frac{A_\beta^2}{W.L} \tag{2}$$

Summarized results in Table 2 indicate comparable mismatch characteristics for SLVT and ELVT transistors. Larger V_{TH} mismatch in ELVT NFET is expected from movement of extra As dopants in the channel. ELVT PFET shows no degradation in mismatch due to less movement of larger BF_2 dopants.

IV. HIGH FREQUENCY PERFORMANCE

In order to quantitatively compare the RF performance of SLVT and ELVT FinFETs the F_T , F_{MAX} , and MSG have been extracted from S-Parameters for both NFET and PFET [19]. S-Parameter measurements are performed in the frequency range of 1-50GHz. Effect of pad and interconnect parasitics has been eliminated using Open-Short de-embedding technique at the M1 metal level to precisely characterize the device intrinsic high frequency behavior [20], [21].

 F_T and F_{MAX} values are extrapolated from Unity Current Gain (H_{21}) and Unilateral Power Gain (U_{MAX}) curves respectively using linear regression [22], [23]. Devices are biased in saturation, while Gate bias is adjusted to attain peak transcunductance values. Fig. 4 shows example plots of H_{21} and U_{MAX} for 6-Fin SLVT and ELVT NFETs. MSG can be directly calculated from S-Parameters ($|S_{21}|/|S_{12}|$) for a specific frequency at the same bias condition. Extracted RF FOMs are summarized in Table 3 for direct comparison.

 F_T is directly proportional to G_M , i.e., number of Fins [19]. Inverse dependency of F_{MAX} on number of Fins is well-known and due to the direct relation of R_{GATE} with number of Fins [8]. ELVT FinFETs show less than ~5% and ~10% F_T and F_{MAX} reduction respectively, when statistical median is taken into account. This behavior can be



FIGURE 4. a) Unity Current Gain (H_{21}) and b) Unilateral Power Gain (U_{MAX}) values extracted from S-Parameter measurements up to 50GHz. Linear regression is used to extrapolate the F_T and F_{MAX} values for SLVT and ELVT transistors.

TABLE 3. Summarized RF FoMs for SLVT/ELVT 12nm node FinFETs.

		SLVT		ELVT	
		6-Fin	10-Fin	6-Fin	10-Fin
	FT [GHz]	332	343	302	335
NFET	FMAX [GHz]	346	298	314	262
	MSG	15.9	15.8	15.6	15.5
	FT [GHz]	282	301	283	297
PFET	FMAX [GHz]	323	256	298	246
	MSG	14.7	15.1	14.9	15.2

explained by the nature of the counter doping process and its effect on G_M and overlap capacitances. ELVT MSG also shows ~0.3dB decrement for NFET, while PFET MSG is in the same range for both devices. Mentioned reductions in RF *FOMs* are considered negligible for sub-6GHz and mmWave applications targeted by the ELVT FinFET. Fig. 5 shows the normalized full-range F_T and F_{MAX} (sample median) versus gate voltage (V_{GS}) plots for 6-Fin $L_{GATE} = 14$ nm devices (see Fig. 1) for more assessment. Although, peak values are slightly lower for the ELVT FinFET but this device clearly has an advantage at near threshold bias points, which are targeted by low-power applications such as wearable electronics in which battery lifetime is critical.

V. CIRCUIT AND SYSTEM PERFORMANCE

Power consumption has become a critical design metric in many emerging multi standard wireless applications. In variety of 5G mmWave and radar transceivers LO chains are an inevitable part of the Multi-Input-Multi-Output (MIMO) and Multi-Channel Beamforming designs responsible for distributing the signal to several RF blocks. Due to their high



FIGURE 5. Normalized ELVT and SLVT NFET a) and c) and PFET b) and d) show less show ~5% and ~10% degradation in peak *FT* and *FMAX* (sample median) respectively. However, ELVT FinFET shows better performance at near threshold bias points.



FIGURE 6. Block diagram of the Local-Oscillator chain. Highlighted blocks and contained circuitry are benched marked for 5G (28GHz band).

drive-current requirements LO chains significantly influence the overall power consumption and performance of the system. Therefore, lowering the supply voltage is the most effective technique to reduce the power consumption in such circuits and systems [24], [25].

Fig. 6 shows the block diagram of the studied LO chain. Highlighted block and contained circuitry are bench marked for 5G at 28GHz band. More specifically, performance of transmission line (TL) driver circuits are benched marked using 12nm node SLVT and ELVT Fin FETs. Supply voltage and FOM_{VCO} are evaluated as the points of reference. FOM_{VCO} can be extracted using equation (3) [26]:

$$FOM_{VCO} = \log_{10}(\mathcal{L}_{VCO}(\Delta f)) \times \frac{P}{1mW} \times \left(\frac{\Delta f}{f_o}\right)$$
 (3)

where \pounds is the phase noise, Δf is offset frequency, *P* is dissipated power and f_0 is the centre frequency. In the performed simulations i) the input is a square-wave signal at $f_0 = 28$ GHz, ii) TL model is extracted using EMX electromagnetics software [27] for a TL with the length of 450 μ m and the same input impedance ($Zin = \sim 240\Omega$), for both

TABLE 4. 28GHz TL driver performance summary and comparison.

	SLVT TL Driver	ELVT TL Driver
Supply Voltage [V]	0.575	0.525
Input Impedance $[\Omega]$	238	241
PN at 100k [cBc/Hz]	-113.7	-113.7
PN at 1M [cBc/Hz]	-123.5	-123.5
PN at 10M [cBc/Hz]	-133.2	-133.2
PN at 100M [cBc/Hz]	-142.9	-142.8
Power [mW]	2.3	2.1
FOMvco [dB]	-228.32	-228.55

TABLE 5. 28GHz TL driver performance summary and comparison.

	SLVT TL Driver	ELVT TL Driver	∆=ELVT-SLVT
Supply Voltage [V]	0.525	0.525	0
Input Impedance [Ω]	238	241	4
PN at 100k [cBc/Hz]	-129.4	-133.2	-3.8
PN at 1M [cBc/Hz]	-139	-142.8	-3.8
PN at 10M [cBc/Hz]	-147.5	-150.8	-3.8
PN at 100M [cBc/Hz]	-151.7	-154.5	-2.8
Power [mW]	1.7	2.1	0.4
FOMvco [dB]	-225.76	-228.55	-2.79

ELVT and SLVT based designs and iii) the average dissipation power of all LO chains are compared at the operating frequency of 28GHz. Two scenarios of constant phase noise and constant supply voltage are considered to fairly benchmark the performance of the ELVT based TL driver against its SLVT counterpart.

A. CONSTANT PHASE NOISE

In this experiment the supply voltages for both SLVT/ELVT TL drivers are adjusted so both drivers can operate at the same phase noise level. Results show that the ELVT based driver can operate at ~9% smaller supply voltage while consuming ~8% less power than SLVT based design in order to deliver the same FOM_{VCO} . All the input variables and the TL driver performance metrics are summarized in Table 4. This results confirm the ELVT FinFET can provide the same RF performance at the same phase noise level with lower supply voltage than the SLVT FinFET.

B. CONSTANT SUPPLY VOLTAGE

In this experiment both SLVT and ELVT TL drivers are set to operate with the same supply voltage of 0.525V. Results show that ELVT driver can improve the FOM_{VCO} by ~2.8dB at the offset frequency of 1MHz with 3.8dBc/Hz smaller phase noise. However, to achieve these improvements a trade off with power consumption needs to be made. All the input variables and the TL driver performance metrics are summarized in Table 5. These results confirm that the ELVT FinFET is targeting low-voltage high-performance applications, which require good phase noise in an RF transceiver. FOM_{VCO} versus offset frequency for different supply voltages are plotted on Fig. 7 for more clarification. At the nominal supply voltage of 0.8V for the 12nm technology node both SLVT and ELVT FinFETs deliver the same





FIGURE 7. FOMVCO versus offset frequency for a) 12nm node FinFET technology nominal supply of 0.8V and b) 0.525V supply voltage.

performance while the ELVT performance advantage is evident at smaller supply voltages.

VI. CONCLUSION

ELVT FinFETs are implemented on 12nm node technology platform modification of channel/halo doping without additional masks, i.e., cost. With V_{TH} reductions of ~90mV/~70mV for NFET/PFET respectively ELVT FinFETs can deliver $\sim 15\%$ higher IEFF compared to SLVT FinFETs, while DIBL remains in an acceptable range for an RF transistor. Slightly smaller peak F_T (5%) and F_{MAX} (10%) values are compensated with higher numbers at near V_{TH} bias points. Benched marked LO chain blocks (TL driver) at 28GHz confirm the benefits of ELVT FinFETs. Results show i) ~9% and ~8% reduction in V_{DD} and power consumption respectively at the same PN level as the SLVT based design and ii) ~ 2.8 dB improvement in FOM_{VCO} if operated at $V_{DD} = 0.525$ V ELVT FinFET with 3.8dBc/Hz at $f_{OFFSET} = 1$ MHz. These findings confirm that ELVT FinFET can target 5G applications such as networks with many portable receivers which rely on batteries with limited capacity.

ACKNOWLEDGMENT

This work was performed by Research and Development teams at various GLOBALFOUNDRIES facilities.

REFERENCES

- T. Nakamura, "5G evolution and 6G," in *Proc. Symp. VLSI Technol.*, Jun. 2020, p. 2.
- [2] N. Umeda, T. Otsu, and T. Masamura, "Overview of the fourthgeneration mobile communication system," *NTT Techn. Rev.*, vol. 2, no. 9, pp. 12–47, Sep. 2004.
- [3] J. C. Gallagher and M. E. DeVine, "Fifth-generation (5G) telecommunications technologies: Issues for congress," Congr. Res. Serv., Washington, DC, USA, Rep. R45485, Jan. 2019.
- [4] H. Lanker, "Characterization challenges of in the 28nm node," in Proc. Int. Conf. Front. Characterization Metrol. Nanoelectron., 2015.
- [5] S. Carlson. (2013). The Five Key Challenges of Sub-28nm Custom and Analog Design. [Online]. Available: https://www.techdesignforums. com/-practice/technique/five-key-challenges-20nm-custom-design/
- [6] J. Singh *et al.*, "14nm FinFET technology for analog and RF applications," in *Proc. Symp. VLSI Technol.*, Kyoto, Japan, 2017, pp. T140–T141.

- [7] A. Razavieh *et al.*, "FinFET with contact over active-gate for 5G ultra-wideband applications," in *Proc. Symp. VLSI Technol.*, Jun. 2020, pp. 1–2.
- [8] E. Jeong *et al.*, "High performance 14nm FinFET technology for low power mobile RF application," in *Proc. Symp. VLSI Technol.*, Kyoto, Japan, 2017, pp. T142–T143.
- [9] H.-J. Lee *et al.*, "Intel 22nm FinFET (22FFL) process technology for RF and mm wave applications and circuit design optimization for FinFET technology," in *Proc. IEEE Int. Electron Devices Meeting* (*IEDM*), San Francisco, CA, USA, 2018, pp. 1–4.
- [10] M. H. Na, E. J. Nowak, W. Haensch, and J. Cai., "The effective drive current in CMOS inverters," in *Int. Electron Devices Meeting (IEDM) Tech. Dig.*, San Francisco, CA, USA, Dec. 2002, pp. 1–4.
- [11] An Advanced Multidimensional (1D/2D/3D) Device Simulator.
 [Online]. Available: https://www.synopsys.com/silicon/tcad/devicesimulation/sentaurus-device.html
- [12] A. Razavieh, P. Zeitzoff and E. J. Nowak, "Challenges and limitations of CMOS scaling for FinFET and beyond architectures," *IEEE Trans. Nanotechnol.*, vol. 18, pp. 999–1004, 2019.
- [13] A. Kerber and T. Nigam, "Challenges in the characterization and modeling of BTI induced variability in metal gate/high-k CMOS technologies," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Anaheim, CA, USA, 2013, pp. 1–6.
- [14] P. Srinivasan et al., "Understanding gate metal work-function (mWF) impact on device reliability—A holistic approach," in Proc. IEEE Int. Rel. Phys. Symp. (IRPS), Burlingame, CA, USA, 2018, pp. 1–5.
- [15] T. Nigam and A. Kerber, "Reliability modeling of HK MG technologies," in *Proc. IEEE Custom Integr. Circuits Conf. (CICC)*, San Jose, CA, USA, 2014, pp. 1–8.
- [16] W. McMahon, A. Haggag, and K. Hess, "Reliability scaling issues for nanoscale devices," *IEEE Trans. Nanotechnol.*, vol. 2, no. 1, pp. 33–38, Mar. 2003.
- [17] P. R. Kinget, "Device mismatch: An analog design perspective," in *Proc. IEEE Int. Symp. Circuits Syst.*, New Orleans, LA, USA, 2007, pp. 1245–1248.
- [18] M. J. M. Pelgrom, H. P. Tuinhout, and M. Vertregt, "Transistor matching in analog CMOS applications," in *Int. Electron Devices Meeting Tech. Dig.*, San Francisco, CA, USA, 1998, pp. 915–918.
- [19] B. Razavi, *RF Microelectronics*, 2nd ed. Upper Saddle River, NJ, USA: Prentice-Hall, 2011.
- [20] J. Wang, R. Groves, B. Jagannathan, and L. Wagner, "Experimental analysis of on-wafer de-embedding techniques for RF modeling of advanced RFCMOS and BiCMOS technologies," in *Proc. 69th ARFTG Microw. Meas. Conf.*, Honolulu, HI, USA, 2007, pp. 1–4.
- [21] M. C. A. M. Koolen, J. A. M. Geelen, and M. P. J. G. Versleijen "An improved de-embedding technique for on-wafer high-frequency characterization," in *Proc. IEEE BiCMOS Circuits Technol. Meeting*, Minneapolis, MN, USA, Sep. 1991, pp. 188–191.
- [22] H. Kaoa, B. S. Lina, C. C. Liaob, M. Chenc, C. Wuc, and A. Chinb, "Limiting factors of RF performance improvement as downscaling to 65-nm node MOSFETs," in *Proc. Korea–Jpn. Microw. Conf. (KJMW)*, 2009.
- [23] S. J. Mason, "Power gain in feedback amplifier," *Trans. IRE Prof. Group Circuit Theory*, vol. CT-1, no. 2, pp. 20–25, Jun. 1954
- [24] R. A. Walunj, M. A. Kafeel, S. D. Pable, and G. K. Kharate, "Challenges in designing ultra-low power VCO," J. Active Passive Electron. Devices, vol. 14, no. 4, pp. 329–341, 2019.
- [25] A. Balasubramaniyan and A. Bellaouar, "Digital frequency multiplier for LO generation using 22nm FDSOI," in *Proc. IEEE SOI-3D-Subthreshold Microelectron. Technol. Unified Conf. (S3S)*, 2018, pp. 1–2.
- [26] P. Kinget, "Integrated GHz voltage controlled oscillators," in *Analog Circuit Design*, W. Sansen, J. Huijsing, and R. van de Plassche, Eds. Boston, MA, USA: Springer, 1999.
- [27] About EMX[®]. [Online]. Available: http://www.integrandsoftware.com/ aboutemx.php