Received 20 August 2020; revised 1 November 2020; accepted 22 November 2020. Date of publication 1 December 2020; date of current version 28 January 2021. The review of this article was arranged by Editor C. C. McAndrew.

Digital Object Identifier 10.1109/JEDS.2020.3041777

Enhance the ESD Ability of UHV 300-V Circular LDMOS Components by Embedded SCRs and the Robustness P-Body Well

PO-LIN LIN[®], SHEN-LI CHEN[®] (Member, IEEE), AND SHENG-KAI FAN[®]

Electronic Engineering Department, National United University, Miaoli City 36063, Taiwan CORRESPONDING AUTHOR: S.-L. CHEN (e-mail: jackchen@nuu.edu.tw)

This work was supported by the Ministry of Science and Technology of Taiwan under Grant MOST 109-2221-E-239-015.

ABSTRACT The ultra-high voltage (UHV) Lateral-diffused MOSFET (LDMOS) transistor has been widely used in power circuit applications and also used as an electrostatic discharge (ESD) self-protection device. However, the ESD ability of an UHV LDMOS is generally worse than that of low- and high-voltage (HV) devices, which means this UHV LDMOS device can be easily failed under an ESD event. Then, the method of embedded a silicon-controlled rectifier (SCR) into the HV LDMOS has been used in the HV circuit as an ESD protection technique. But when this architecture is applied to UHV devices, will its ESD capability be as good as in HV devices? A novel SCR with a P-body well architecture is proposed, which can effectively enhance the ESD ability of the UHV nLDMOS device when the drain side is embedded this new structure. The proposed structure can greatly improve the ESD capability of the device without adding any extra process step (& photomask), layout area and affecting the basic breakdown voltage. Finally, the proposed structure of the PPP-arranged type with the P-body well can greatly increase the ESD (FOM) ability which I_{t2} and HBM ability can be increased by 68.7% and 22.2% (72.9%), respectively, as compared with the conventional SCR PPP-arranged type.

INDEX TERMS Electrostatic discharges (ESD), human body model (HBM), power MOSFET, silicon controlled rectifier (SCR), transmission line pulse system, ultra-high voltage (UHV).

I. INTRODUCTION

In recent years, the progress of an ultra-high voltage (UHV) process technology has developed vigorously, UHV LDMOS power devices have scaled from discrete components to integrated circuits and has been widely used in power electronics, switching-mode power supply (SMPS), and power management circuits [1]–[3]. However, the ESD damage has been seriously impacted when UHV LDMOS components (supply voltage higher than 100V) integrated into smart power integrated circuits (PICs). When the ESD event occurred in an UHV device, because the power dissipation of an UHV device is greater than that of low-voltage (LV) and high-voltage (HV) devices, the heat generated by the excessive power of the UHV device is difficult to dissipate, which may easily cause this UHV device to failure, thereby reducing the reliability of the circuit. Therefore, an SCR device with the

low impedance and low holding voltage (clamp voltage) has been proposed to reduce the power dissipation and improved the ESD ability. The embedded SCR technique has been widely used in the LV (supply voltage lower than 5V) and HV (supply voltage higher than 5V but lower than 100V) integrated circuits due to its superior ESD ability [4]–[8]. Because the layout area of an HV device is much larger than that of an LV device, some literatures have embedded the SCR into the drain side of an HV LDMOS, which not only fixes the layout area, but also improves the ESD capability [9]–[14]. Moreover, a literature showed that the area of an UHV device is much larger than that of LV and HV devices, and the ESD capability is more fragile and still need improvement [15].

The conventional architecture is to form a parasitic SCR in the nLDMOS by embedded a P^+ heavily doped layer in



FIGURE 1. (a) Layout diagram and (b) cross-sectional view of the circular nLDMOS Reference DUT.



FIGURE 2. Cross sectional view of the conventional architecture of an nLDMOS with the drain side embedded SCR (example for the NNP-arranged type).

the drain side. Therefore, a literature showed that the HBM capability improvement of an UHV JFET device [16], but can the application of this architecture to improve the poor ESD capability of the UHV nLDMOS device? Or is there a more novel architecture? In this article, an effective method to enhance the ESD per unit area ability has been proposed and investigated. By embedded a low-doped P-body layer under the anode P⁺ heavy-doped layer of the parasitic SCR compared with the traditional parasitic SCR application of the UHV device have discussed. In order to judge the traditional and novel SCR architecture, the figure of merit (FOM) is used to judge the ESD and Latchup (LU) capabilities of the unit area of the devices under test (DUTs). By calculating the product of the holding voltage and the secondary breakdown current divided by the cell area of the DUT, the overall ESD/LU capability of the unit area of the DUTs



FIGURE 3. Eight kinds of drain side magnifying layout diagrams of an nLDMOS with embedded SCR.







FIGURE 5. Eight kinds of drain side magnifying layout diagrams of an nLDMOS with embedded SCR and the P-body well.

can be investigated. Finally, the breakdown voltage, trigger voltage, holding voltage, secondary breakdown current and human-body model (HBM) capability had been measured by a semiconductor parameter analyzer, a 100-ns transmission-line pulsing (TLP) and human-body model (HBM) testing systems to evaluate the ESD ability after embedded the SCR and P-body layer in the UHV nLDMOS related devices.

II. DEVICE STRUCTURES AND LAYOUT

A. REFERENCE DEVICE OF THE UHV CIRCULAR NLDMOS

Layout diagram and cross-sectional view (along the line A-A' of Fig. 1(a)) of an UHV nLDMOS reference DUT (Ref. DUT) are shown in Fig. 1. The traditional LV and HV LDMOS layout type use a rectangular shape, however, under an ultra-high operating voltage, in order to avoid high electric fields concentrated at the rectangular corners, the layout



FIGURE 6. TLP I-V Curves of circular UHV nLDMOS related DUTs (a) before embedded P-body well and (b) after embedded P-body well.

shape of the DUT is changed to a circular type as shown in Fig. 1(a). A circular layout can make the electric field distribution uniformly and avoid the sharp effects of the high electric field at the end points of the DUT to cause device failure [17]. In order to maintain the high breakdown voltage of the UHV DUT, the long drift region has a lightly doped HV N-Well (HVNW) layer and a RESURF structure formed by a Deep P-Well (DPW) and a P-body well, as shown in Fig. 1(b). The device configuration in this work is formed by a gate-grounded nLDMOSFET (GGnLDMOS) connection. When an ESD event occurred, the ESD current is discharged through the parasitic BJT of the device. Samples of this work are fabricated via a TSMC 0.5- μ m 300-V BCD process with the channel length (4- μ m), channel width (408.2- μ m) and drift region length (29- μ m).

B. CONVENTIONAL ARCHITECTURE OF THE UHV CIRCULAR NLDMOS

In order to improve the ESD capability of the device, the first group of DUTs (conventional group) formed a conventional parasitic SCR structure by embedded a P^+ heavily doped

layer in the drain side of the UHV nLDMOS reference DUT shown in Fig. 2. The drain-side layout has divided the drain side into three concentric circles, which named respectively the inner regime, the middle regime and the outer regime. By adjusting the location of the P^+ heavy doped layer, the arrangement (named outward from the drain circle center) is classified into eight kinds: NNN- (the Ref. DUT), PNN-, NPN-, PPN-, NPN-, NPP-, and PPP-type as shown in Fig. 3. Meanwhile, the corresponding trigger voltage (V_{t1}), holding voltage (V_h), secondary breakdown current (I_{t2}) and human body model (HBM) data of these different arrangement DUTs could be evaluated.

C. PROPOSED ARCHITECTURE OF THE UHV CIRCULAR NLDMOS

Generally speaking, due to the parasitic SCR path, the ESD capability of the device can be greatly improved. However, a large internal resistance of an UHV device makes the ESD capability of the traditional parasitic SCR architecture does not match the expectation as that applied to LV and HV devices. Furthermore, the normal operating voltage of this UHV device is high enough and the LDMOS device has a very low on-resistance with an embedded SCR architecture, which lowers the holding voltage and increases the risk of latchup effect. Therefore, the second group (novel group) of the DUTs embedded a low-doped P-body layer under the drain side P⁺ heavy-doped layer to form a concentration gradient mechanism at the drain side through the P-body well, and the P-body resistance (R_{Pbody}) can also increase the on-resistance of the DUT to reduce the peak of an ESD current. And because this P-body layer existed in the original DUT, which improved the ESD capability and holding voltage without adding any extra process step (& photomask) or layout area. The novel SCR architecture and new drain side layout types are shown in Figs. 4 and 5, respectively. Same as before, after these UHV LDMOS devices have inserted the P-body layer under the parasitic SCR, seven new DUTs can further explore the impact of this embedded P-body layer on the corresponding V_{t1}, V_h, I_{t2} and HBM values.

III. RESULTS AND DISCUSSION

To investigate the ESD behavior and robustness of the conventional and purpose architecture, the TLP and HBM measurements were carried out at package level. The TLP system has calibrated before measuring to eliminate the system series resistances. The TLP system used a 100-ns short pulse width square wave and has a short rise/fall time of <10-ns to measure the voltage and current transient response of the square wave through the DUT. And, the HBM system is based on MIL-STD-883G method 3015.7. The failure criteria setting of the DUTs is that the leakage current of the pin under test is fixed at $\pm 1\mu$ A and if the voltage change is over $\pm 30\%$ before and after the ESD zapping, then this pin is judged as failing at this zapped level.

After rigorous breakdown voltage, TLP and HBM tests, the experimental results of these UHV nLDMOS related



FIGURE 7. Trend charts of circular UHV nLDMOS related DUTs (a) V₁₁, (b) V_h, (c) I₁₂ and (d) HBM values.

Sample Types		v _{t1} (v)	$V_{h}(V)$	$I_{t2}(A)$	HBM (V)	V _{BK} (V)	FOM (µA×V /µm ²)
nLDMOS		356.12	67.62	1.71	1250	388.97	6706.66
Conven. SCR	PNN	358.82	66.93	1.72	1500	385.79	6677.05
	NPN	350.47	62.67	3.10	2500	385.97	11268.25
	PPN	353.70	63.82	1.72	3000	387.40	6366.79
	NNP	322.34	61.68	3.18	2500	388.10	11597.78
	PNP	328.01	65.99	3.20	2875	386.65	12247.94
	NPP	327.17	63.58	3.27	3416	385.48	12058.78
	PPP	315.47	61.33	3.80	4500	385.11	13517.35
Novel SCR with P-body well	PNN	349.73	66.60	2.21	3000	384.84	8536.93
	NPN	357.02	64.80	3.20	5000	387.98	12027.07
	PPN	359.09	65.49	3.21	4000	385.58	12193.13
	NNP	314.85	63.62	3.80	3750	386.49	13931.71
	PNP	312.77	66.78	3.91	4000	380.79	15144.61
	NPP	311.24	65.18	5.43	5000	385.48	20528.12
	PPP	310.05	62.85	6.41	5500	385.55	23374.04

TABLE 1.	Devices list and sn	apback key	parameters	of nLDMOS-SCRs	and
nLDMOS-	SCRs with the P-bod	y well.			

DUTs are shown and listed in Figs. 6–7 and Table 1. According to the measurement results, when the outer regime is P^+ heavily doped layer, the DUTs have a lower V_{t1} due to the path of the parasitic SCR is the shortest, which makes the behavior of the parasitic SCR more obvious and affects

the V_{t1}. After being embedded the P-body well, due to the increase of the P-type regime, the parasitic SCR has a larger active area. Consequently, the behavior of the parasitic SCR will be more obvious than that without the embedded P-body layer, so the V_{t1} value will decrease. Since the parasitic SCR active path has added the R_{Pbody} resistance, which increased the holding voltage of the DUT, thereby improving the LU immunity of the DUT compare to traditional parasitic SCR architecture. However, from Table 1, it shows that the V_{BK}'s values variations do not exceed 1.5% after adding the P-body layer. When the traditional parasitic SCR architecture is applied to UHV DUTs, since the operating voltage of the DUT is greater than that of the LV and HV devices, even if the parasitic SCR is applied to UHV nLDMOS, the improvement of ESD ability is limited.

However, by the proposed architecture, the drain-side anode P^+ heavy doped layer embedded a low-doped P-body well, a concentration gradient has formed at the drain end. This physical mechanism can reduce the peak value of the electric field, also greatly increase the active area of the parasitic SCR, thereby making the behavior of the parasitic SCR more obvious to improve the ESD and FOM (LU immunity included) capabilities of the DUT. Meanwhile, this novel SCR architecture without affecting the breakdown voltage of the DUT although it added the P-body well at the drain



FIGURE 8. Lattice temperature distribution of (a) the nLDMOS-PPP type device and (b) the nLDMOS-PPP with drain-side P-body type device (under the same drain(anode)-side 1 × E-7 A/cm² current injection).

side, so the proposed architecture will not reduce the basic characteristics of the DUTs.

Next, the Silvaco EDA software was used to simulate a two-dimensional lattice temperature distribution. Fig. 8 shows that the two-dimensional lattice temperature distribution of the UHV nLDMOS-PPP type (Conventional embedded SCR) and the nLDMOS-PPP with P-body type (Novel embedded SCR) devices under the same drain(anode)-side condition at 1×10^{-7} A/cm² current injection and other electrodes were grounded. Obviously, the highest lattice temperature can be reached 369 K for the UHV nLDMOS-PPP type (Conventional embedded SCR) device, while the nLDMOS-PPP with P-body type (Novel embedded SCR) device can only reach 316 K. Therefore, the ESD ability of this newly proposed device is better than those of the UHV nLDMOS-PPP type (Conventional SCR) device. Finally, it can be concluded that this low-doped P-body well added under the drain-side embedded SCR can effectively reduce current hot spot (lattice temperature), thereby the It2 and HBM capabilities of the UHV DUTs are greatly enhanced.

IV. CONCLUSION

For an UHV nLDMOS Ref. DUT with poor ESD ability (I_{t2} 1.71-A, HBM 1250-V), a novel SCR architecture which embedded a low-doped P-body well under the traditional

anode of parasitic SCR (P⁺ heavily doped layer) at the drain side of the UHV nLDMOS device is investigated. The ESD ability increased due to the embedded P-body layer at the drain side of a conventional architecture that formed a concentration gradient to reduce the peak electric field, and also increased the SCR active area. According to the measurement results, this novel SCR architecture can effectively increase the DUT maximum sustaining current (It2) when a P+ heavily doped layer has embedded at the outer regime. The DUT with the best FOM device (PPP-arranged type) increased the I_{t2} value from 3.8-A to 6.41-A (increased about 68.7%), and the HBM capability increased from 4500-V to 5500-V (increased about 22.2%) as compared with the conventional SCR structure. Meanwhile, this novel SCR architecture also slightly increased the maximum sustaining current of N⁺ heavily doped layer embedded at outer regime (for example the PPN-arranged type) from 1.72-A to 3.21-A (increased 86.6%), and HBM ability from 3000-V to 4000-V (increased 33.3%) as compared with the conventional SCR structure.

ACKNOWLEDGMENT

In this work, the authors would like to thank the Taiwan Semiconductor Research Institute in Taiwan for providing the process information and fabrication platform.

REFERENCES

- [1] G. Bosi, A. Raffo, F. Trevisan, V. Vadalà, G. Crupi, and G. Vannini, "Nonlinear-embedding design methodology oriented to LDMOS power amplifiers," *IEEE Trans. Power Electron.*, vol. 33, no. 10, pp. 8764–8774, Oct. 2018, doi: 10.1109/TPEL.2017.2783046.
- [2] S. Dai, R. W. Knepper, and M. N. Horenstein, "A 300-V LDMOS analog-multiplexed driver for MEMS devices," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 12, pp. 2806–2816, Dec. 2015, doi: 10.1109/TCSI.2015.2495723.
- [3] R. Ning, Y. Zhou, A. Kundu, and Z. J. Shen, "Feasibility and limitation of DC/DC multilevel converter power ICs using standard CMOS transistors," in *Proc. Int. Symp. Power Semicond. Devices IC's*, Shanghai, China, Jul. 2019, pp. 107–110, doi: 10.1109/ISPSD.2019.8757654.
- [4] M.-D. Ker and K.-C. Hsu, "Overview of on-chip electrostatic discharge protection design with SCR-based devices in CMOS integrated circuits," *IEEE Trans. Device Mater. Rel.*, vol. 5, no. 2, pp. 235–249, Jun. 2005, doi: 10.1109/TDMR.2005.846824.
- [5] Z. Liu, J. J. Liou, and J. Vinson, "Novel silicon-controlled rectifier (SCR) for high-voltage electrostatic discharge (ESD) applications," *IEEE Electron Device Lett.*, vol. 29, no. 7, pp. 753–755, Jul. 2008, doi: 10.1109/LED.2008.923711.
- [6] J.-T. Chen, C.-Y. Lin, and M.-D. Ker, "On-chip ESD protection device for high-speed I/O applications in CMOS technology," *IEEE Trans. Electron Devices*, vol. 64, no. 10, pp. 3979–3985, Oct. 2017, doi: 10.1109/TED.2017.2734059.
- [7] C.-T. Dai and M.-D. Ker, "Comparison between high-holding-voltage SCR and stacked low-voltage devices for ESD protection in highvoltage applications," *IEEE Trans. Electron Devices*, vol. 65, no. 2, pp. 798–802, Feb. 2018, doi: 10.1109/TED.2017.2785121.
- [8] K. I. Do and Y.-S. Koo, "A new SCR structure with high holding voltage and low ON-resistance for 5-V applications," *IEEE Trans. Electron Devices*, vol. 67, no. 3, pp. 1052–1058, Mar. 2020, doi: 10.1109/TED.2020.2963994.
- [9] M.-D. Ker and K.-H. Lin, "ESD protection design for I/O cells with embedded SCR structure as power-rail ESD clamp device in nanoscale CMOS technology," *IEEE J. Solid-State Circuits*, vol. 40, no. 11, pp. 2329–2338, Nov. 2005, doi: 10.1109/JSSC.2005.857349.
- [10] T.-H. Lai, M.-D. Ker, W.-J. Chang, T.-H. Tang, and K.-C. Su, "High-robust ESD protection structure with embedded SCR in high-voltage CMOS process," in *Proc. IEEE Int. Rel. Phys. Symp.*, Phoenix, AZ, USA, 2008, pp. 627–628, doi: 10.1109/RELPHY.2008.4558959.

- [11] W.-Y. Chen and M.-D. Ker, "Improving safe operating area of nLD-MOS array with embedded silicon controlled rectifier for ESD protection in a 24-V BCD process," *IEEE Trans. Electron Devices*, vol. 58, no. 9, pp. 2944–2951, Sep. 2011, doi: 10.1109/TED.2011.2159861.
- [12] H. Liang, X. Gu, S. Dong, and J. J. Liou, "RC-embedded LDMOS-SCR with high holding current for high-voltage I/O ESD protection," *IEEE Trans. Device Mater. Rel.*, vol. 15, no. 4, pp. 495–499, Dec. 2015, doi: 10.1109/TDMR.2015.2463120.
- [13] C.-H. Wu, J.-H. Lee, and C.-H. Lien, "A new low-voltage triggering SCR for the protection of a double RESURF HV-LDMOS," *IEEE Electron Device Lett.*, vol. 37, no. 9, pp. 1201–1203, Sep. 2016, doi: 10.1109/LED.2016.2594441.
- [14] J. Guan, Y. Wang, S. Hao, Y. Zheng, and X. Jin, "A novel high holding voltage dual-direction SCR with embedded structure for HV ESD protection," *IEEE Electron Device Lett.*, vol. 38, no. 12, pp. 1716–1719, Dec. 2017, doi: 10.1109/LED.2017.2766686.
- [15] J.-H. Lee, T.-C. Kao, C.-L. Chan, J.-L. Su, H.-D. Su, and K.-C. Chang, "The ESD failure mechanism of ultra-HV 700V LDMOS," in *Proc. Int. Symp. Power Semicond. Devices ICs*, San Diego, CA, USA, 2011, pp. 188–191, doi: 10.1109/ISPSD.2011.5890822.
- [16] S. Fujiwara and R. Burton, "ESD robust 800V SCR-JFET with p+ ballast structure," in *Proc. IEEE 38th Electr. Overstress/Electrostat. Discharge (EOS/ESD) Symp.*, Garden Grove, CA, USA, 2016, pp. 1–6, doi: 10.1109/EOSESD.2016.7592524.
- [17] K. Yang *et al.*, "A novel variation of lateral doping technique in SOI LDMOS with circular layout," *IEEE Trans. Electron Devices*, vol. 65, no. 4, pp. 1447–1452, Apr. 2018, doi: 10.1109/TED.2018.2808193.



SHEN-LI CHEN (Member, IEEE) received the Ph.D. degree from National Tsing-Hua University, Taiwan, in 1992.

He joined the ERSO, ITRI, Taiwan, in 1987, and worked with the Research and Development Department responsible for reliability analysis in submicron circuits. He also acted as the Director with the AX and CG Electronics Corporation in Research and Development Division, focused on I/O ESD/Latch-up cells design especially used in HV processes and the DC-DC analog circuit

design. In 2001, he joined the Department of Electronic Engineering, National United University, Taiwan, as an Associate Professor. In 2003, he was the Chairman with the Department of Electronic Engineering, National United University. In 2013, he was also an Adjunct Professor with the Software and Microelectronics School, Peking University, China. He continued to pursue his research interests in the modeling and characteristic of HV power devices, and high ESD/LU immunity designs in VLSI and power electronics.



PO-LIN LIN received the master's degree from the Department of Electronic Engineering, National United University, Taiwan, in July 2020. He joined the Technology Development Department, Episil Technology Inc., Hsinchu, Taiwan, in 2020. His current work concerns power device technologies. His research interests include power device and ESD protection design. He is a Member of Phi Tau Phi.



SHENG-KAI FAN received the master's degree from the Department of Electronic Engineering, National United University, Taiwan, in July 2020. His current projects focus on HV power devices and ESD protection design.