

Received 28 June 2020; revised 15 September 2020 and 15 October 2020; accepted 17 October 2020. Date of publication 23 October 2020; date of current version 18 November 2020. The review of this article was arranged by Editor N. Collaert.

Digital Object Identifier 10.1109/JEDS.2020.3033313

Methodology to Investigate Impact of Grain Orientation on Threshold Voltage and Current Variability in Tunneling Field-Effect Transistors

JANG HYUN KIM¹ (Member, IEEE), TAE CHAN KIM², GARAM KIM³,
HYUN WOO KIM⁴, AND SANGWAN KIM² (Member, IEEE)

¹ School of Electrical Engineering, Pukyong National University, Busan 48513, South Korea

² Department of Electrical and Computer Engineering, Ajou University, Suwon 16499, South Korea

³ Department of Electronic Engineering, Myongji University, Yongin 17058, South Korea

⁴ Department of Electrical and Computer Engineering, Seoul National University, Seoul 08826, South Korea

CORRESPONDING AUTHOR: S. KIM (e-mail: sangwan@ajou.ac.kr)

This work was supported in part by the Pukyong National University Research Fund in 2020 under Grant CD20200849; in part by the MOTIE/KSRC under Grant 10080575 (Future Semiconductor Device Technology Development Program); and in part by the NRF of Korea funded by the MSIT under Grant NRF-2019M3F3A1A03079739, Grant NRF-2019M3F3A1A02072091 (Intelligent Semiconductor Technology Development Program), and Grant NRF-2020M3F3A2A01081672.

(Jang Hyun Kim and Tae Chan Kim contributed equally to this work.)

ABSTRACT In this article, an investigation has been performed to statistically analyze the entire sub-threshold characteristics of tunnel field-effect transistor (TFET) depending on a gate work function variation (WFV). Firstly, the current variations are evaluated through turn-on voltage (V_{ON}) and threshold voltage (V_T) with help of technology computer-aided design (TCAD) simulation. Secondly, the variation of V_T and V_{ON} are quantitatively analyzed by coefficient of determination (R^2) in the regression analysis. The R^2 values are extracted according to the divided the gate parts. Finally, it is confirmed that the WFV of the gate parts causes the current variation in areas where tunneling is varied mainly according to the gate bias.

INDEX TERMS Band-to-band tunneling, tunnel field-effect transistor (TFET), work-function variation (WFV), regression analysis.

I. INTRODUCTION

A tunnel field-effect transistor (TFET) has attracted a lot of researchers' attention to reduce power consumption in complementary metal-oxide-semiconductor (CMOS) circuits [1]–[4]. It has remarkable advantages for low-voltage operation due to its small subthreshold swing (SS) less than 60 mV/dec and low-level off-state current (I_{OFF}) [5], [6]. Moreover, the electrical performance of TFET can be improved dramatically by applying the high- κ /metal gate (HKMG) technology. Thus, it shows that the TFET is applicable to the real industry [7]–[10]. The weak impact of gate dielectric constant in the presence of WFV has been reported with increase in κ , [11]. However, the application of HKMG brings a work function (WF) variation (WFV) issue due to the non-uniformity of metal gate grains in size and in orientation depending on the fabrication processes [12]–[19]. Therefore, in order to apply the TFET

to the real CMOS circuits, the electrical performance variations according to the WFV must be scrutinized. Although, there are several studies about the WFV effects on TFET, they have some issues to be improved. First, there are a fundamental limit in providing quantitative analysis on how much WFV effects are correlated to the electrical characteristics [17]–[20]. Second, the previous papers have focused on changes in electrical characteristics [e.g., threshold voltages (V_T) and on-state current (I_{ON})] [17]–[20]. However, these parameters could not represent the entire sub-threshold characteristics of TFET. Therefore, this article aims to analyze the effects of WFV on TFET's entire subthreshold characteristics with the help of technology computer-aided design (TCAD) simulation. Additionally, this article provides a methodology for the statistical analysis of TFETs with WFV. In Section II, the structure and dimension of studied TFET are explained. The WFV induced by the grain




FIGURE 1. 3-D structure of planar TFET. The WFV is applied randomly in the gate from 4.4 eV to 4.6 eV.

TABLE 1. Design parameters.

Parameters	Value
Source doping concentration (N_S)	10^{20} cm^{-3} (<i>p</i> -type)
Drain doping concentration (N_D)	10^{20} cm^{-3} (<i>n</i> -type)
Body doping concentration (N_B)	10^{17} cm^{-3} (<i>p</i> -type)
Gate work-function	variable
Channel length (L_{ch})	40 nm
Channel width (W_{ch})	40 nm
Average metal grain size	$10 \times 10 \text{ nm}^2$
Body thickness (T_B)	7 nm
Gate oxide thickness (T_{OX})	1 nm
Drain voltage (V_D)	0.5 V




FIGURE 2. Top view of 3-D structure of planar TFET divided into 16 square-shaped grains. The grains are grouped as (a) single columns, (b) double columns, and (c) triple columns.

of the metal gate is set reflecting the actual gate physical properties. In Section III, the quantitative analysis is performed by using the coefficient of determination (R^2) in the regression analysis to monitor the whole subthreshold characteristics of the TFET. In Section IV, a band-to-band tunneling (BTBT) rate in the channel according to WFV is confirmed to validate the correlation obtained by R^2 .

II. SIMULATION

Three-dimensional (3-D) structure of planar TFET used for TCAD simulation is shown in Fig. 1. The simulation is carried out using Synopsys Sentaurus [21]. It features ultra-thin body thickness (T_B), gate oxide thickness (T_{OX}). And the arsenic and boron are used as the dopant atoms for *n*- and *p*-type doping to make abrupt doping profile for source and drain regions to suppress side effects (e.g., short-channel effect) [22]. All of simulations are performed at 300 K. The design parameters are summarized in Table 1. A dynamic nonlocal BTBT and a Shockley-Read-Hall (SRH) generation-recombination models are used for a rigorous study. The BTBT parameters for Si tunneling model are calibrated by measured results [23], [24].




FIGURE 3. Histogram of randomly generated gate metal grains. The frequency of occurrence of 4.4-eV grain in 200 samples is indicated.

In detail, the BTBT model is calibrated with experimental results [28]. The BTBT generation rate per unit volume (G) is defined as

$$G = A \left(\frac{F}{F_0} \right)^P \exp \left(-\frac{B}{F} \right) \quad (1)$$

in the uniform electric field limit where $F_0 = 1 \text{ V/m}$ and $P = 2.5$ for indirect tunneling [25]. The prefactor (A) and the exponential factor (B) are Kane parameters while the F is electric field [26], [27]. The extracted A and B parameters of the BTBT model in Si TFET are $4 \times 10^{14} \text{ cm}^{-3} \cdot \text{s}^{-1}$ and $9.9 \times 10^6 \text{ V/cm}$, respectively. In addition, a modified local-density approximation (MLDA) is applied to consider quantum effects. Finally, a WF randomize model is adopted for a statistical consideration of WFV in gate.

Fig. 2(a) shows the methods for applying WFV in the gate. The $40 \times 40 \text{ nm}^2$ gate area is split into 16 units considering the grain size of TiN and it is assumed to be an identical square shape; the area of each unit is $10 \times 10 \text{ nm}^2$. The sputtered TiN is mainly crystallized in $\langle 200 \rangle$ (60%) and in $\langle 111 \rangle$ (40%) which are corresponded to 4.6-eV and 4.4-eV WFV, respectively [28]. Considering these probabilities, WFV of each gate area out of 16 units is randomly assigned. As a result, two hundred TFET structures with randomly generated WFV are created. As shown in Fig. 3, the number of TFETs well follows the Gaussian distribution as a function of the number of metal grains with 4.4 eV-WF. In the distribution, the probability of 4.4 eV (mean value/total units = 38.6%) is similar to the probability of TiN crystallized in $\langle 111 \rangle$ (40%). It shows that the method of applying WFV to the gate is highly reliable. In order to clarify the metal grains which dominantly determine the current-voltage characteristics, they are grouped as single columns (Gate1, Gate2, Gate3 and Gate4), double columns (Gate12 and Gate23), and triple columns (Gate123 and Gate234) [Figs. 2(a), 2(b) and 2(c)]. The WFV effect is analyzed with the help of linear regression. In detail, the R^2 is extracted for V_T and turn-on voltage (V_{ON}) distribution in terms of the number of 4.4 eV grains in the grouped column (N_{Gate}) [18]. The R^2 ($0 < R^2 < 1$) denotes the strength of




FIGURE 4. (a) Log (I_D) – V_{GS} curves for two hundred samples with WFV. Number of 4.4-eV grains in Gate1 versus (b) V_T and (c) V_{ON} .

the linear correlation between WFV in each column and V_T (or V_{ON}) [29]. The calculation of R^2 value is as follow

$$SS_{total} = \sum (y_i - \bar{y})^2 \quad (2)$$

$$SS_{regression} = \sum (y_i - y_{regression})^2 \quad (3)$$

$$R^2 = 1 - \frac{SS_{regression}}{SS_{total}} \quad (4)$$

where the SS_{total} and $SS_{regression}$ are sum squared total error and regression error respectively. The y_i , \bar{y} and $y_{regression}$ mean each data point, mean value and regression value respectively.

III. SIMULATION RESULTS

Fig. 4(a) shows transfer curves of planar TFET for all of two hundred samples. The increase in V_{GS} introduces a strong inversion caused by electrons from the drain, which results in the pinning of the channel’s surface potential [30], [31]; channel potential rarely changes as a function of V_{GS} . The V_T and V_{ON} are extracted at drain current (I_D) of 10⁻¹¹ A/μm and 10⁻¹⁷ A/μm, respectively. Fig. 4(b) shows V_T as a function of N_{Gate1} . The V_T is decreased as the N_{Gate1} increases and 0.888- R^2 statically supports a high correlation between N_{Gate1} and V_T . The reason for this high correlation is that TFET characteristics are mainly determined by WF values of metal grains near to the source region where band-to-band tunneling occurs [17]. Therefore, when the gate metal grains with 4.4-eV are located to a channel width direction in Gate1 column, a surface potential is decreased locally under the grains with 4.4-eV [inset of Fig. 4(a)]. On the other hand, unlike to the V_T , the V_{ON} shows relatively weak correlation with N_{Gate1} ; 0.436- R^2 [Fig. 4(c)]. It is noteworthy that the V_{ON} of TFET is weakly affected by gate WF at




FIGURE 5. WFV plots for (a) WFs in all gate are set as 4.6 eV and for (b) only Gate2 region is set as 4.4 eV. (c) Transfer curves with condition of Figs. 5(a) and 5(b).




FIGURE 6. Electron BTBT generation rate when all gate WFs are 4.6 eV. (a) $V_{GS} = 0$ V (b) $V_{GS} = 0.5$ V (c) $V_{GS} = 0.9$ V. (d) Energy band diagrams for each bias condition in Figs. 6(a)-6(c).

the source-channel junction. According to the results of the pre-reported paper, WFV near the source area determines variation of V_{ON} [17]. However, based on the weak correlation between N_{Gate1} and V_{ON} , this argument should be reconsidered.

IV. DISCUSSION

In order to analyze the results, two WFV cases are compared. First, WFs of all gate are set as 4.6 eV [Fig. 5(a)]. Second, WF of Gate2 is set as 4.4 eV and the other regions are set as 4.6 eV [Fig. 5(b)]. As shown in Fig. 5(c), they show the different V_{ON} and the same V_T . Based on the result, it is clear that WF in Gate2 is a dominant factor that determines the V_{ON} . In order to confirm this result specifically, electron BTBT generation rate at 0 V, 0.5 V and 0.9 V of V_{GS} are investigated in Figs. 6(a), 6(b), and 6(c). Comparing Fig. 5(c), each bias condition is corresponded to the OFF-state, at V_{ON} , and at V_T , respectively. In Fig. 6(b), the maximum BTBT (BTBT_{MAX}) region is located at the channel slightly away from the source. On the other hand, in Fig. 6(c), the BTBT_{MAX} region is located at right next to the




FIGURE 7. R^2 value of V_{ON} distributions obtained from the WFV over various gate regions.

source-channel junction. It means that the $BTBT_{MAX}$ region is shifted from the middle of channel to the source-channel junction as V_{rmGS} increases. The energy band diagrams in Fig. 6(d) verify the tunnel barrier width (W_{TUN}) is 17 nm for $V_{GS} = V_{ON} = 0.9$ V and 6 nm for $V_{GS} = V_T = 0.5$ V, which are corresponded to the distance from the source-channel junction to the Gate2 and to the Gate1, respectively. Therefore, the position of the WFV affecting the TFET current is moved from Gate2 to Gate1 as the V_{GS} increases. In order to confirm quantitative correlation, R^2 values are extracted for the various cases (Fig. 7). Among these cases, it is found that R^2 value of Gate12 is the highest. The results confirm that the V_{ON} is affected by the source-channel junction as well as by the junction in which $BTBT$ starts to occur.

Finally, based on the simulations, we conclude two factors. First, the V_{ON} parameter should be evaluated to confirm the current variation in the subthreshold region of TFET according to WFV. Because V_T variation does not represent the current variation in the whole subthreshold region. Second, as the V_{GS} increases, the location where the $BTBT_{MAX}$ appears changes and is moving from channel to source. Based on the R^2 values, the shift of the $BTBT_{MAX}$ position is confirmed by the high correlation in the double column.

V. CONCLUSION

The effect of WFV on TFET has been studied by statistical analysis with V_T and V_{ON} variation to analyze subthreshold variation. The correlation between WFV and V_{ON} (or V_T) is verified by regression analysis. It has been demonstrated that the gate part above the channel region with high $BTBT$ rate shows high correlation. Thus, it is concluded that the TFET is affected by WFV of particular gate region rather than by WFV of whole gate. It means that only WF of several grains over the narrow source-channel junction determines the current variation of TFET. Therefore, increasing the source-channel junction area affected by WFV can be a promising solution to reduction of the dependency on the WFV.

ACKNOWLEDGMENT

The EDA tool was supported by the IC Design Education Center (IDEC), South Korea.

REFERENCES

- [1] J. H. Kim, S. Kim, and B.-G. Park, "Double-gate TFET with vertical channel sandwiched by lightly doped Si," *IEEE Trans. Electron Devices*, vol. 66, no. 4, pp. 1656–1661, Apr. 2019, doi: [10.1109/TED.2019.2899206](https://doi.org/10.1109/TED.2019.2899206).
- [2] W. Y. Choi, B.-G. Park, J. D. Lee, and T.-J. K. Liu, "Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec," *IEEE Electron Device Lett.*, vol. 28, no. 8, pp. 743–745, Aug. 2007, doi: [10.1109/LED.2007.901273](https://doi.org/10.1109/LED.2007.901273).
- [3] K. Bernstein, R. K. Cavin, W. Porod, A. Seabaugh, and J. Welser, "Device and architecture outlook for beyond CMOS switches," *Proc. IEEE*, vol. 98, no. 12, pp. 2169–2184, Dec. 2010, doi: [10.1109/JPROC.2010.2066530](https://doi.org/10.1109/JPROC.2010.2066530).
- [4] A. C. Seabaugh and Q. Zhang, "Low-voltage tunnel transistors for beyond CMOS logic," *Proc. IEEE*, vol. 98, no. 12, pp. 2095–2110, Dec. 2010, doi: [10.1109/JPROC.2010.2070470](https://doi.org/10.1109/JPROC.2010.2070470).
- [5] Q. Zhang, W. Zhao, and A. Seabaugh, "Low-subthreshold-swing tunnel transistors," *IEEE Electron Device Lett.*, vol. 27, no. 4, pp. 297–300, Apr. 2006, doi: [10.1109/LED.2006.871855](https://doi.org/10.1109/LED.2006.871855).
- [6] R. Gandhi, Z. Chen, N. Singh, K. Banerjee, and S. Lee, "Vertical Si-Nanowire n-type tunneling FETs with low subthreshold swing ≤ 50 mV/decade at room temperature," *IEEE Electron Device Lett.*, vol. 32, no. 4, pp. 437–439, Apr. 2011, doi: [10.1109/LED.2011.2106757](https://doi.org/10.1109/LED.2011.2106757).
- [7] E. P. Gusev *et al.*, "Ultrathin high-K gate stacks for advanced CMOS devices," in *Int. Electron Devices Meeting Tech. Dig.*, 2001, pp. 451–454, doi: [10.1109/IEDM.2001.979537](https://doi.org/10.1109/IEDM.2001.979537).
- [8] S. Datta *et al.*, "High mobility Si/SiGe strained channel MOS transistors with HfO₂/sub 2/TiN gate stack," in *Int. Electron Devices Meeting Tech. Dig.*, 2003, pp. 653–656, doi: [10.1109/IEDM.2003.1269365](https://doi.org/10.1109/IEDM.2003.1269365).
- [9] E. P. Gusev, V. Narayanan, and M. M. Frank, "Advanced high-k dielectric stacks with polySi and metal gates: Recent progress and current challenges," *IBM J. Res. Dev.*, vol. 50, nos. 4–5, pp. 387–410, Jul. 2006, doi: [10.1147/rd.504.0387](https://doi.org/10.1147/rd.504.0387).
- [10] K. Boucart and A. M. Ionescu, "Double-gate tunnel FET with high-k gate dielectric," *IEEE Trans. Electron Devices*, vol. 54, no. 7, pp. 1725–1733, Jul. 2007, doi: [10.1109/TED.2007.899389](https://doi.org/10.1109/TED.2007.899389).
- [11] R. Saha, B. Bhowmick, and S. Baishya, "Effect of gate dielectric on electrical parameters due to metal gate WFV in n-channel Si step FinFET," *Micro Nano Lett.*, vol. 13, no. 7, pp. 1007–1010, Jul. 2018, doi: [10.1049/mnl.2018.0189](https://doi.org/10.1049/mnl.2018.0189).
- [12] D. Reid, C. Millar, S. Roy, and A. Asenov, "Understanding LER-induced MOSFET VT variability—Part I: Three-dimensional simulation of large statistical samples," *IEEE Trans. Electron Devices*, vol. 57, no. 11, pp. 2801–2807, Nov. 2010, doi: [10.1109/TED.2010.2067731](https://doi.org/10.1109/TED.2010.2067731).
- [13] J. A. Croon *et al.*, "Line edge roughness: Characterization, modeling and impact on device behavior," in *Int. Electron Devices Meeting Tech. Dig.*, 2002, pp. 307–310, doi: [10.1109/IEDM.2002.1175840](https://doi.org/10.1109/IEDM.2002.1175840).
- [14] Y. Li, C.-H. Hwang, and T.-Y. Li, "Random-dopant-induced variability in nano-CMOS devices and digital circuits," *IEEE Trans. Electron Devices*, vol. 56, no. 8, pp. 1588–1597, Aug. 2009, doi: [10.1109/TED.2009.2022692](https://doi.org/10.1109/TED.2009.2022692).
- [15] U. Kovac, C. Alexander, G. Roy, C. Riddet, B. Cheng, and A. Asenov, "Hierarchical simulation of statistical variability: From 3-D MC with 'ab initio' ionized impurity scattering to statistical compact models," *IEEE Trans. Electron Devices*, vol. 57, no. 10, pp. 2418–2426, Oct. 2010, doi: [10.1109/TED.2010.2062517](https://doi.org/10.1109/TED.2010.2062517).
- [16] C. C. Hobbs *et al.*, "Fermi-level pinning at the polysilicon/metal oxide interface-part I," *IEEE Trans. Electron Devices*, vol. 51, no. 6, pp. 971–977, Jun. 2004, doi: [10.1109/TED.2004.829513](https://doi.org/10.1109/TED.2004.829513).
- [17] K. M. Choi and W. Y. Choi, "Work-function variation effects of tunneling field-effect transistors (TFETs)," *IEEE Electron Device Lett.*, vol. 34, no. 8, pp. 942–944, Aug. 2013, doi: [10.1109/LED.2013.2264824](https://doi.org/10.1109/LED.2013.2264824).
- [18] K. M. Choi, S. K. Kim, and W. Y. Choi, "Influence of number fluctuation and position variation of channel dopants and gate metal grains on tunneling field-effect transistors (TFETs)," *J. Nanosci. Nanotechnol.*, vol. 16, no. 5, pp. 5255–5258, May 2016, doi: [10.1166/jnn.2016.12260](https://doi.org/10.1166/jnn.2016.12260).
- [19] W. Y. Choi, "Design guidelines of tunnelling field-effect transistors for the suppression of work-function variation," *Electron. Lett.*, vol. 51, no. 22, pp. 1819–1821, Oct. 2015, doi: [10.1049/el.2015.2625](https://doi.org/10.1049/el.2015.2625).

- [20] Y. Lee, H. Nam, J.-D. Park, and C. Shin, "Study of work-function variation for high-k/metal-gate Ge-source tunnel field-effect transistors," *IEEE Trans. Electron Devices*, vol. 62, no. 7, pp. 2143–2147, Jul. 2015, doi: [10.1109/TED.2015.2436815](https://doi.org/10.1109/TED.2015.2436815).
- [21] *Sentaurus Device User Guide: Version K-2015.06*, Synopsys, Mountain View, CA, USA, 2009.
- [22] J. Wu, J. Min, and Y. Taur, "Short-channel effects in tunnel FETs," *IEEE Trans. Electron Devices*, vol. 62, no. 9, pp. 3019–3024, Sep. 2015, doi: [10.1109/TED.2015.2458977](https://doi.org/10.1109/TED.2015.2458977).
- [23] G. Kim, J. Lee, J. H. Kim, and S. Kim, "High on-current Ge-channel heterojunction tunnel field-effect transistor using direct band-to-band tunneling," *Micromachines*, vol. 10, no. 2, p. 77, 2019, doi: [10.3390/mi10020077](https://doi.org/10.3390/mi10020077).
- [24] D. W. Kwon *et al.*, "Effects of localized body doping on switching characteristics of tunnel FET inverters with vertical structures," *IEEE Trans. Electron Devices*, vol. 64, no. 4, pp. 1799–1805, Apr. 2017, doi: [10.1109/TED.2017.2669365](https://doi.org/10.1109/TED.2017.2669365).
- [25] *Sentaurus Device User Guide: Version G-2012.06*, Synopsys, Mountain View, CA, USA, 2012.
- [26] E. O. Kane, "Theory of tunneling," *J. Appl. Phys.*, vol. 32, no. 1, pp. 83–91, Jan. 1961, doi: [10.1063/1.1735965](https://doi.org/10.1063/1.1735965).
- [27] A. Biswas, S. S. Dan, C. Le Royer, W. Grabinski, and A. M. Ionescu, "TCAD simulation of SOI TFETs and calibration of non-local band-to-band tunneling model," *Microelectron. Eng.*, vol. 98, pp. 334–337, Oct. 2012, doi: [10.1016/j.mee.2012.07.077](https://doi.org/10.1016/j.mee.2012.07.077).
- [28] H. Dadgour, V. De, and K. Banerjee, "Statistical modeling of metal-gate work-function variability in emerging device technologies and implications for circuit design," in *IEEE/ACM Int. Conf. Comput. Aided Design Dig. Tech. Papers (ICCAD)*, 2008, pp. 270–277, doi: [10.1109/ICCAD.2008.4681585](https://doi.org/10.1109/ICCAD.2008.4681585).
- [29] J.-M. Dufour. (Nov. 2011). *Coefficients of Determination*. [Online]. Available: http://www2.cirano.qc.ca/~dufour/Web_Site/ResE/Dufour_1983_R2_W_Slides.pdf
- [30] W. Lee and W. Choi, "Influence of inversion layer on tunneling field-effect transistors," *IEEE Electron Device Lett.*, vol. 32, no. 9, pp. 1191–1193, Sep. 2011, doi: [10.1109/LED.2011.2159257](https://doi.org/10.1109/LED.2011.2159257).
- [31] R. Vishnoi and M. J. Kumar, "An accurate compact analytical model for the drain current of a TFET from subthreshold to strong inversion," *IEEE Trans. Electron Devices*, vol. 62, no. 2, pp. 478–484, Feb. 2015, doi: [10.1109/TED.2014.2381560](https://doi.org/10.1109/TED.2014.2381560).