Received 17 June 2020; revised 12 August 2020; accepted 3 September 2020. Date of publication 8 September 2020; date of current version 4 November 2020. The review of this article was arranged by Editor J. Rajendran.

Digital Object Identifier 10.1109/JEDS.2020.3022711

Subthreshold Operation of Photodiode-Gated Transistors Enabling High-Gain Optical Sensing and Imaging Applications

KAI WAN[G](https://orcid.org/0000-0003-2006-5760) ¹ (Member, IEEE), YIHONG Q[I](https://orcid.org/0000-0001-9702-6642) ¹, YUNFENG HU² (Member, IEEE), YANGBING X[U](https://orcid.org/0000-0003-0306-8687) ¹, YITONG XU1, JINMING LIU1, AND XIANDA ZHOU¹ (Member, IEEE)

1 Guangdong Province Key Laboratory of Display Material and Technology, State Key Laboratory of Optoelectronic Materials and Technologies, School of Electronics and Information Technology, Sun Yat-sen University, Guangzhou 510006, China 2 Zhongshan Institute, University of Electronic Science and Technology of China, Zhongshan 528406, China

CORRESPONDING AUTHOR: K. WANG (e-mail: wangkai23@mail.sysu.edu.cn)

This work was supported in part by the National Key Research and Development Program of China under Grant 2016YFA0202002, and in part by the National Natural Science Foundation of China under Grant 6147403.

ABSTRACT In optical sensors and imagers, high gain that leads to high sensitivity and high signal to noise ratio (SNR) is often desirable. One popular approach is avalanche photomultiplication initiated by impact ionization in an avalanche photodiode or similar devices and the other approach is active pixel sensor (APS) with in-pixel amplifier. However, the former requires high electric field which induces high shot noise and the latter needs a multiple-transistor pixel circuit which compromises the fill factor and consequently, reduces the SNR. This work proposes and summarizes our recent efforts taken to achieve high gain optical sensors through subthreshold operation of photodiode-gated transistors.

INDEX TERMS High gain, photodiode-gated transistors, active pixel sensor, subthreshold operation.

I. INTRODUCTION

In optical sensing and imaging applications, in order to improve sensitivity and SNR, an APS including a photodetector, generally a photodiode, and several transistors forming a multi-component circuit has been designed where an in-pixel amplifier, also called a source follower, must be used. Since its birth, the APS has been evolved from three-transistor-circuit to five-transistor circuit in order to resolve issues such as blooming and reset noise. In addition to the APS, high sensitivity can be also obtained in an avalanche photodiode (APD) and its relative: silicon photomultiplier (SiPM). However, since high electric field has to be employed in order to initiate photomultiplication and impact ionization, high-field-induced shot noise is severe in these devices.

Very recently, a device concept of a subthreshold-operated photodiode (PD)-gated transistor was proposed. It achieves high gain with neither high field nor multi-transistor circuit. The gain derives from light-induced gate-modulation effect and to enable this, subthreshold operation must be conducted. It also vertically integrates a PD with a transistor in a compact one-transistor (1-T) APS format, leading to high spatial resolution. Such a device concept has been implemented in a variety of material systems, making it a viable alternative technology for high gain optical sensors.

II. VARIOUS HIGH GAIN SENSOR DESIGNS

A. PHOTODIODE-GATED AMORPHOUS SILICON THIN-FILM TRANSISTOR (TFT)

Large area optical sensors and imagers based on TFTs have been found in a wide range of applications such as flat-panel X-ray imaging, optical fingerprint scanning, and biomedical fluorescent imaging. A traditional passive pixel sensor (PPS) based on lateral integration of an amorphous silicon (a-Si:H) PIN photodiode and an a-Si:H readout/switch TFT suffers from low SNR and limited spatial resolution and is also incapable of correlated double sampling (CDS) for noise removal. To improve the SNR and enable the CDS, the APS with an in-pixel amplifier was used where a PD and multiple TFTs were packed into one pixel. However, the multi-TFT APS inevitably trades high SNR off against high spatial resolution and high fill factor due to large process critical

FIGURE 1. (a) Schematic diagram of dual-gate 3-D photosensitive a-Si:H TFT [\[4\]](#page-5-0); (b) Energy band diagram of the dual-gate TFT where top gate (TG) and bottom gate (BG) were biased to create an embedded photodiode; (c) Equivalent circuit of 3-D dual-gate photosensitive TFT.

dimension [\[1\]](#page-5-1)–[\[3\]](#page-5-2). To resolve this tradeoff, we have proposed a vertical three-dimensional (3-D) sensor architecture to form a 1-T APS that attains high SNR and spatial resolution [\[4\]](#page-5-0). As shown in Fig. [1,](#page-1-0) the schematic device structure of 1-T APS is formed by an a-Si:H dual-gate photosensitive TFT with a 3-D π -shape channel, the energy band diagram, and the equivalent circuit. As can be seen from the energy band diagram, an external-voltage-induced electric field is generated due to energy band bending. Under light illumination, the photogenerated electron-hole pairs are separated, then electrons and holes will be accumulated at bottom and top interfaces of the TFT, respectively. Thus, an embedded PINtype photodiode is readily created and will bias the bottom TFT from the back gate. Therefore, upon light exposure, the threshold voltage due to gate-modulation effect will drop.

FIGURE 2. (a) Simulated photo transfer characteristics upon light intensity from 0 to 10µW/cm² (W/L ⁼ ²⁰⁰µm/30µm); (b) Extracted threshold voltage change (*-***Vth) as a function of light intensity; (c) Output characteristics with and without light exposure.**

Accordingly, the output photocurrent will increase exponentially in the subthreshold region. Fig. [2](#page-1-1) presents the simulated transfer characteristics and its threshold voltage variation as a function of light intensity. As can be seen, the output photocurrent increases with decrease of the threshold voltage. The simulated output characteristics with and without light exposure is illustrated in Fig. [2](#page-1-1) (c), where the output current elevates in response to the decrease of the light-induced threshold voltage.

FIGURE 3. (a) Schematic structure of a-Si:H photodiode-gated LTPS TFT [\[5\]](#page-5-3); (b) Equivalent circuit diagram, showing APS with high SNR [\[5\]](#page-5-3).

B. PHOTODIODE-GATED LOW-TEMPERATURE POLYCRYSTALLINE SILICON TFT (LTPS TFT)

Similarly, we adopted such a device concept in an a-Si:H PD-gated p-LTPS TFT and studied its optoelectronic behavior. Making a similar 3-D sensor structure is impossible due to process integration challenge, thus, a PIN-type photodiode is vertically stacked with the top gate of the p-LTPS TFT as shown in Fig. [3](#page-2-0) (a). Such a vertical stack leads to a high fill factor and more important, the output photocurrent increases exponentially as the photo-induced threshold voltage decreases. It also acts as a 1-T APS as shown in Fig. [3](#page-2-0) (b). The CDS can be realized through biasing the four terminals of Bias, Source, Back Gate and Drain of this integrated device. The detailed discussion of its operation and device physics can be found in [\[5\]](#page-5-3). Fig. [4](#page-2-1) (a) gives the simulated photo-induced top gate voltage change (ΔV_{TG}) as a function of light intensity. Since V_{TG} is actually converted from the photogenerated charges through the top TFT capacitor, its value will be linearly proportional to the light intensity. The charge-to-voltage conversion gain is therefore governed by the top capacitance of the LTPS TFT and its dynamic range is determined by the PD. High gain and wide dynamic range can be optimized by properly co-designing the TFT and the PD. The back gate is used to tune the LTPS TFT into the subthreshold region where the high gain is achieved. The output photocurrent (I_{Photo}) will be an exponential function of light intensity. Fig. [4](#page-2-1) (b) shows such trends at various exposure times.

C. PHOTODIODE-BODY-BIASED MOSFET

Even though, the concept of PD-gated transistors has been demonstrated in the above thin-film material systems. Optical sensors and imagers made by monocrystalline silicon with high gain, high speed and wide dynamic range are more desirable and preferable. A lot of potential applications such as photon counting, event camera, and molecular imaging can be expected where currently APDs and SiPMs are being employed. As discussed previously, the vertically-stacked 3- D dual-gate photosensitive TFTs based on non-crystalline silicon materials can obtain high gain, their photo-response speed is rather slow compared with crystalline silicon counterparts. We reported a crystalline-silicon-based optical sensor with high gain, high speed and wide dynamic range [\[6\]](#page-5-4). Different from the dual-gate TFTs, the realization

FIGURE 4. (a) Simulated photo-induced top gate voltage change (ΔV _{TG}) **with light intensity; (b) Simulated and exponential results of subthreshold output photocurrent under light exposure with different time duration.**

FIGURE 5. (a) Schematic diagram of PD-body-biased MOSFET where PD is located atop a back side illuminated substrate; (b) Equivalent circuit of the PD-body-biased MOSFET with MOSFET drain connected with PD cathode, VPD.

of photodiode-gated dual-gate structure in a MOSFET is extremely difficult due to process and integration limitation. Fortunately, body bias in a MOSFET is sometimes used for modulating the threshold voltage. The threshold-modulation mechanism using a photodiode-body-biased MOSFET was then proposed instead of dual-gate configuration in the TFTs. Fig. [5](#page-2-2) plots the schematic diagram of the photodiode-bodybiased MOSFET and its equivalent circuit. Such a structure is well suited for back side illuminated CMOS image sensor

manufacture where both sides of silicon wafer are processed. The first body bias effect is to modulate the threshold voltage and the second body bias effect is to bias the parasitic drainsubstrate-source $(n^+p^-n^+$ bipolar junction transistor (BJT)) in which case the device is like a PD-biased phototransistor. Thus, if the MOSFET works in the OFF-current region, the photocurrent of the PD provides the bias current to the BJT and the output photocurrent of the MOSFET (I_{DS}) is equal to the collector current and then given by:

$$
I_{DS} = \beta I_{PD} = \beta I_S \bigg[\exp\bigg(\frac{qV_{BS}}{kT}\bigg) - 1 \bigg],\tag{1}
$$

where β is the amplification factor of the BJT, q is the electron charge, k is the Boltzmann's constant, T is absolute temperature, V_{BS} is the photo-induced body bias, I_S is the reverse-bias saturation current and I_{PD} is the photocurrent of the PD which can be written as:

$$
I_{PD} = \frac{dQ_L}{dt} = q\eta A (1 - R) \left(1 - e^{-\alpha d} \right) \cdot \frac{\Phi_{\lambda}}{h\nu},\tag{2}
$$

 Q_L is the photogenerated charges, t is the time, η and A are the internal quantum efficiency and the area of the PD, respectively, R is the reflectance loss, α is the absorption coefficient of silicon, d is the depletion depth of the PD, Φ_{λ} is the incident light intensity, and hν is the photon energy. The V_{BS} can be then described as follows:

$$
V_{BS} = \frac{kT}{q} \cdot \ln\bigg(1 + \frac{I_{PD}}{I_S}\bigg),\tag{3}
$$

examining both [\(2\)](#page-3-0) and [\(3\)](#page-3-1), we can conclude that the body bias will be a quasi-logarithmic function of the light intensity.

When the V_{GS} biases the MOSFET into the subthreshold region, the first body bias effect starts to play a major role and the output current will further evaluate with the lightinduced decrease of the threshold voltage. The subthreshold output photocurrent (I'_{DS}) follows [\[6\]](#page-5-4):

$$
I'_{DS} = \mu_N C_{ox} \frac{W}{L} \left(\frac{kT}{q}\right)^2 \exp \times \left[\left(\frac{V_{GS} - V_{T0} - \gamma \left(\sqrt{2\phi_{fp}} - \sqrt{2\phi_{fp} - V_{BS}}\right)}{nkT/q}\right) \right]
$$

$$
\bullet \left[1 - \exp\left(\frac{-V_{DS}}{\varphi_t}\right)\right], \tag{4}
$$

where μ _N is the field-effect mobility of the MOSFET, C_{ox} is the gate capacitance, W and L are the channel width and length, respectively, γ is termed as the body-effect coefficient, V_{T0} is the threshold voltage with body bias at zero volt, ϕ_{fp} is the surface potential, and the inverse slope of the sub-threshold current, n is related to the subthreshold swing as $S = n \cdot ln 10 \cdot (kT/q)$. Furthermore, the device simulation was implemented by Silvaco TCAD, and the corresponding parameters can be found in [\[6\]](#page-5-4). Fig. [6](#page-3-2) (a) plots simulated photo transfer characteristics with light intensity various from 1n to 1W/cm2. The light-induced positive body-bias makes the threshold voltage decrease and the output photocurrent increase. The negative shift of transfer characteristics indicates that the threshold voltage drops.

FIGURE 6. (a) Simulated photo transfer characteristics of PD-body-biased MOSFET with W/L = 5μ **m** / 2μ **m**; (b) Simulated G_{PH} in the subthreshold **region (V***GS* **= 0.2V) at various photon fluxes; (c) Photoresponse of pulsed light with 60ps width. The rise time is about 20ps.**

High photoconductive gain (G_{PH}) of $10^5 \sim 10^7$ is achieved with various photon fluxes and high gain covers the entire studied spectrum of 300 \sim 1100 nm as can be seen in Fig. [6](#page-3-2) (b). Fig. [6](#page-3-2) (c) presents the photocurrent of the device in response of a pulsed light with a pulse width of 60ps. The rise time is about 20ps, showing a very high time resolution.

III. RESULTS AND DISCUSSION

The device concepts of PD-gated transistors in different material systems have been explored and they all have high gain when operated in the subthreshold region. The brief

FIGURE 7. (a) Micrograph of the pixel; (b) Micrograph of the partial array; (c) Photo of the image sensor chip.

discussion on these concepts can be found in [\[16\]](#page-5-5). In our previous work, we experimentally proved these concepts in single-pixel optical sensors based on PD-gated a-Si:H and LTPS TFTs, respectively [\[4\]](#page-5-0), [\[5\]](#page-5-3). To implement it in image sensors, we further designed and fabricated an a-Si:H TFTbased 256×256 image sensor array with $45\mu m \times 55\mu m$ pixel size and 505-ppi spatial resolution. Fig. [7](#page-4-0) displays the micrographic photos of the pixel, and the partial array, and the picture of the imager sensor array. The manufacturing of the array was conducted in an industrial-standard G2.5 TFT-LCD production line. Fig. [8](#page-4-1) (a) illustrates the transfer characteristics of the 3-D dual-gate photosensitive TFT in the array. Upon light exposure, the transfer curves shift negatively and such a shift indicates that the threshold voltage drops with the light illumination. As a result, the output photocurrent increases. Inset of Fig. [8](#page-4-1) (a) unveils that the threshold voltage has a quasi-logarithmic dependence on the photon flux, which is consistent with the device model and analysis discussed in the previous reports. As also mentioned previously, the studied photosensitive TFT forms 1-T APS differing from the conventional APSs in that its high SNR is achieved by operating the 3-D dual-gate photosensitive TFT in the subthreshold region where the output current is an exponential function of the threshold voltage. In another word, upon light illumination, a small threshold voltage drop causes an exponential increase in the output current. Thus, the 3-D dual-gate photosensitive TFT exhibits a high gain of $10^2 \sim 10^4$, nearly 2 \sim 4 orders of magnitude higher than the external quantum efficiency of a typical PIN-type a-Si:H PD (Fig. [8](#page-4-1) (b)).

In addition, such a high gain is maintained in a wide spectrum ranging from 300 nm to 1100nm. Therefore, the photosensitive TFT has a full utilization of the incoming photons in the studied wavelength range and is superior to any other approaches. Fig. [8](#page-4-1) (c) presents the measured output characteristics of the TFT with and without light exposure. As expected, the output current elevates due to the light-induced threshold voltage.

Moreover, the 1-T APS presented in this work allows a three-phase pixel operation of reset, integration and readout and the CDS can be enabled by simply applying a reset pulse to the top gate. The sampling time of the pixel is mainly governed by the resetting operation. Comparing with the conventional multi-TFT APSs, the proposed one TFT APS removes the external reset TFT and the external PD as well, thus, a reduced pixel sampling time can be obtained.

FIGURE 8. (a) Photo transfer characteristics of 3-D dual-gate photosensitive a-Si:H TFT; (b) Gain of the photosensitive TFT as a function of wavelength at various photon fluxes; (c) Output characteristics of the TFT with and without light exposure.

To capture an image using this array, an image acquisition system was developed. Fig. [9](#page-5-6) (a) shows the photo of image acquisition system housing FPGA, gate driver ICs, and readout IC. Fig. [9](#page-5-6) (b) gives the original image taken by this array under weak light condition of $22nW/cm²$ (Green LED Light Source) and Fig. [9](#page-5-6) (c) presents the processed image after removing the line defects and background noise. Such an image sensor is capable of low-light detection and imaging well-suited for low-dose indirect conversion X-ray imaging and in-display optical fingerprint scanning.

TABLE 1. Summary of this work and prior works for similar applications.

Detectors		Operation	GPH Or EOE (Q550nm)
APS	3 D photosensitive a-Si:H TFT (this work)	Subthreshold Operation	$>10^4$
	a-Si:H PD-gated LTPS TFT (this work)		$>10^3$
	PD-body-biased MOSFET (this work)		$10^5 \sim 10^7$
	Fin-TFT [7,8,9]		>10 ⁴
	p-i-n PD+ AMP TFT [10, 11]	Linear /Saturation Region	~10
	Photo-TFT [12, 13]	Off-Current Region	>100
PPS	$p-i-n$ PD + TFT [14]	Linear /Saturation Region	< 0.9
	MSM PD + TFT [15]	Linear/Saturation Region	-0.65

FIGURE 9. (a) Photo of image acquisition system; (b) Original image of "isense" characters taken by the array; (c) Processed image that removes the bad lines and background.

IV. CONCLUSION

Table [1](#page-5-7) lists a couple of key parameters of several similar photodetectors for a comparison. We have demonstrated three kinds of high gain optical sensors based on an architecture of a photodiode-gated transistor. In common, the high gain and sensitivity of these sensors are obtained through operating them in the subthreshold region. The mechanism is the photo-induced threshold voltage drop leading to the exponentially-amplified photocurrent. High spatial resolution is also obtained by the vertical integration of the photodiode and the transistor. We believe this device design will be an alternative to APDs and multi-transistor APS and make a great promise for optical sensing and imaging applications especially requiring high gain and high spatial resolution.

ACKNOWLEDGMENT

The authors are grateful to Mr. Sean Su from Enli, Inc., for assistance in measuring photoresponse and photoconductive gain.

REFERENCES

[1] F. De Roose *et al.*, "16.5 A flexible thin-film pixel array with a charge-to-current gain of $59\mu A/pC$ and 0.33% nonlinearity and a cost effective readout circuit for large-area X-ray imaging," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, San Francisco, CA, USA, 2016, pp. 296–297, doi: [10.1109/ISSCC.2016.7418024.](http://dx.doi.org/10.1109/ISSCC.2016.7418024)

- [2] F. Taghibakhsh and K. S. Karim, "Two-transistor active pixel sensor for high resolution large area digital X-ray imaging," in *Proc. IEEE Int. Electron Devices Meeting*, Washington, DC, USA, 2007, pp. 1011–1014, doi: [10.1109/IEDM.2007.4419126.](http://dx.doi.org/10.1109/IEDM.2007.4419126)
- [3] K. S. Karim, A. Nathan, and J. A. Rowlands, "Amorphous silicon pixel amplifier with ΔV_T compensation for low noise digital fluoroscopy," *Dig. Int. Electron Devices Meeting*, San Francisco, CA, USA, 2002, pp. 215–218, doi: [10.1109/IEDM.2002.1175816.](http://dx.doi.org/10.1109/IEDM.2002.1175816)
- [4] K. Wang, H. Ou, J. Chen, A. Nathan, S. Deng, and N. Xu, "3-D dual-gate photosensitive thin-film transistor architectures based on amorphous silicon," *IEEE Trans. Electron Devices*, vol. 64, no. 12, pp. 4952–4958, Dec. 2017, doi: [10.1109/TED.2017.2760320.](http://dx.doi.org/10.1109/TED.2017.2760320)
- [5] X. Zhou *et al.*, "Vertically integrated optical sensor with photoconductive gain >10 and fill factor >70%," *IEEE Electron Device Lett.*, vol. 39, no. 3, pp. 386–389, Mar. 2018, doi: [10.1109/LED.2018.2792003.](http://dx.doi.org/10.1109/LED.2018.2792003)
- [6] Y. Qi, Y. Xu, X. Zhou, and K. Wang, "Design and modeling of a photodiode-body-biased MOSFET on a silicon sphere for photon counting," in *Proc. Electron Devices Technol. Manuf. Conf. (EDTM)*, Singapore, 2019, pp. 452–454, doi: [10.1109/EDTM.2019.8731042.](http://dx.doi.org/10.1109/EDTM.2019.8731042)
- [7] H. Ou, K. Wang, J. Chen, A. Nathan, S. Z. Deng, and N. S. Xu, "Dualgate photosensitive FIN-TFT with high photoconductive gain and near-UV to near-IR responsivity," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2016, pp. 32.5.1–32.5.4, doi: [10.1109/IEDM.2016.7838529.](http://dx.doi.org/10.1109/IEDM.2016.7838529)
- [8] Y. Xu, Q. Zhou, J. Huang, W. Li, J. Chen, and K. Wang, "Highlysensitive indirect-conversion X-ray detector with an embedded photodiode formed by a three-dimensional dual-gate thin-film transistor," *J. Lightw. Technol.*, vol. 38, no. 14, pp. 3775–3780, Jul. 15, 2020, doi: [10.1109/JLT.2020.2977891.](http://dx.doi.org/10.1109/JLT.2020.2977891)
- [9] Y. Xu, Y. Qi, Q. Qian, J. Chen, Z. Yang, and K. Wang, "Backside illuminated 3-D photosensitive thin-film transistor on a scintillating glass substrate for indirect-conversion X-ray detection," *IEEE Electron Device Lett.*, vol. 41, no. 8, pp. 1209–1212, Aug. 2020, doi: [10.1109/LED.2020.3001922.](http://dx.doi.org/10.1109/LED.2020.3001922)
- [10] F. Taghibakhsh and K. S. Karim, "Two-transistor active pixel sensor readout circuits in amorphous silicon technology for high-resolution digital imaging applications," *IEEE Trans. Electron Devices*, vol. 55, no. 8, pp. 2121–2128, Aug. 2008, doi: [10.1109/TED.2008.926744.](http://dx.doi.org/10.1109/TED.2008.926744)
- [11] M. H. Izadi, O. Tousignant, M. F. Mokam, and K. S. Karim, "An a-Si active pixel sensor (APS) array for medical X-ray imaging," *IEEE Trans. Electron Devices*, vol. 57, no. 11, pp. 3020–3026, Nov. 2010, doi: [10.1109/TED.2010.2069010.](http://dx.doi.org/10.1109/TED.2010.2069010)
- [12] S. Ahn *et al.*, "High-performance nanowire oxide photo-thin film transistor," *Adv. Mater.*, vol. 25, no. 39, pp. 5549–5554, Aug. 2013.
- [13] S. Jeon *et al.*, "Gated three-terminal device architecture to eliminate persistent photoconductivity in oxide semiconductor photosensor arrays," *Nat. Mater.*, vol. 11, no. 4, pp. 301–305, Apr. 2020, doi: [10.1038/nmat3256.](http://dx.doi.org/10.1038/nmat3256)
- [14] R. L. Weisfield, "Amorphous silicon TFT X-ray image sensors," in *Int. Electron Devices Meeting Tech. Dig.*, San Francisco, CA, USA, 1998, pp. 21–24, doi: [10.1109/IEDM.1998.746237.](http://dx.doi.org/10.1109/IEDM.1998.746237)
- [15] S. Ghanbarzadeh, S. Abbaszadeh, and K. S. Karim, "Low dark current amorphous silicon metal–semiconductor–metal photodetector for digital imaging applications," *IEEE Electron Device Lett.*, vol. 35, no. 2, pp. 235–237, Feb. 2014, doi: [10.1109/LED.2013.2295976.](http://dx.doi.org/10.1109/LED.2013.2295976)
- [16] K. Wang *et al.*, "High gain optical sensors enabled by subthreshold operation of photodiode-gated transistors," in *Proc. 4th IEEE Electron Devices Technol. Manuf. Conf. (EDTM)*, Penang, Malaysia, 2020, pp. 1–4, doi: [10.1109/EDTM47692.2020.9117890.](http://dx.doi.org/10.1109/EDTM47692.2020.9117890)