

Received 14 March 2020; revised 6 June 2020; accepted 2 August 2020. Date of publication 10 August 2020; date of current version 24 August 2020.  
The review of this article was arranged by Editor P. Pavan.

Digital Object Identifier 10.1109/JEDS.2020.3015265

# Characterization and Modeling of 0.18 $\mu\text{m}$ Bulk CMOS Technology at Sub-Kelvin Temperature

TENG-TENG LU<sup>1,2</sup>, ZHEN LI<sup>1,2</sup>, CHAO LUO<sup>1,2</sup>, JUN XU<sup>2</sup>, WEICHENG KONG<sup>3</sup>,  
AND GUOPING GUO<sup>1</sup> (Member, IEEE)

<sup>1</sup> Key Laboratory of Quantum Information, University of Science and Technology of China, Hefei 230026, China

<sup>2</sup> Department of Physics, University of Science and Technology of China, Hefei 230026, China

<sup>3</sup> Department of Quantum Hardware, Origin Quantum Computing Company Limited, Hefei 230026, China

CORRESPONDING AUTHOR: G. GUO (e-mail: gguo@ustc.edu.cn)

This work was supported in part by the National Key Research and Development Program of China under Grant 2016YFA0301700, in part by the National Natural Science Foundation of China under Grant 11625419, in part by the Anhui initiative in Quantum information Technologies under Grant AHY080000, and in part by the USTC Center for Micro and Nanoscale Research and Fabrication.

**ABSTRACT** Previous cryogenic electronics studies are mostly at 77K and 4.2K. Cryogenic characterization of a 0.18 $\mu\text{m}$  standard bulk CMOS technology (operating voltages: 1.8V and 5V) is presented in this paper. Several NMOS and PMOS devices with different width to length ratios (W/L) were extensively tested and characterized under various bias conditions at sub-kelvin temperature. In addition to devices dc characteristics, the kink effect and current overshoot phenomenon are observed and discussed at sub-kelvin temperature. Especially, the current overshoot phenomenon in PMOS devices at sub-kelvin temperature is shown for the first time. The transfer characteristics of MOSFET devices (1.8V W/L = 10 $\mu\text{m}$ /10 $\mu\text{m}$ ) at sub-kelvin temperature are modeled using the simplified EKV model. This work facilitates the CMOS circuits design and the integration of CMOS circuits with silicon-based quantum chips at extremely low temperatures.

**INDEX TERMS** Cryogenic CMOS, characterization, modeling, kink effect, current overshoot, sub-Kelvin temperature.

## I. INTRODUCTION

Cryogenic CMOS (cryo-CMOS) has been researched in recent years due to the rise of quantum chip and quantum computer research [1], [2]. CMOS circuits integrated with quantum bits on the same substrate or standalone CMOS circuits working at extremely low temperatures can improve the scalability of quantum chips, system integration and performance [3], [4]. However, cryo-CMOS circuits face several challenges such as refrigeration power, interconnection, and device modeling. For instance, the valid temperature for BSIM3 [5] or BSIM4 [6] model is from  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The characteristics of MOSFET devices change due to the freeze-out effect at low temperatures.


At present, CMOS technologies ranging from 0.35 $\mu\text{m}$  to 28nm have been characterized and modeled at the liquid nitrogen temperature (77K) and the liquid helium temperature (4.2K) [7]–[9]. Moreover, the characteristic testing [10]

and modeling [11] at sub-kelvin temperature have further revealed the cryo-temperature device picture.

This paper contains the characteristics of 0.18 $\mu\text{m}$  MOSFET devices, particularly, the kink effect and current overshoot phenomenon of MOSFET devices at sub-kelvin temperature. We developed a compact model for transfer characteristics of large size devices based on the simplified EKV model. The compact model can be used for estimating the power consumption of MOSFET devices and simulating CMOS circuits design at sub-kelvin temperature.

## II. CRYOGENIC MEASUREMENT SETUP

Several transistors with different gate oxide thicknesses (TOX) and different sizes were tested at around 270mK, as shown in Table 1. The metal layers in the back end of line (BEOL) are made of aluminum. The tested chip and chip-carrier were connected with Al-wire bonding. The <sup>3</sup>He



**FIGURE 1.** Transfer characteristics of thin TOX MOSFET devices at sub-kelvin temperature (forward scan). Purple lines are for  $V_{BS} = 0\text{V}$  at room temperature (RT). (a-d) Transfer characteristics of the large size NMOS device ( $W/L = 10\mu\text{m}/10\mu\text{m}$ ) and the small size NMOS device ( $W/L = 0.22\mu\text{m}/0.18\mu\text{m}$ ),  $V_{GS} = 0.3\text{V} \rightarrow 0.7\text{V}$  ( $V_{GS} = 0.45\text{V} \rightarrow 0.7\text{V}$  for c) step= $1\text{mV}$ ,  $V_{BS} = 0\text{V} \rightarrow -0.5\text{V}$  step= $-0.1\text{V}$ ,  $V_{DS} = 50\text{mV}$  or  $1.8\text{V}$ . (e-h) Transfer characteristics of the large size PMOS device ( $W/L = 10\mu\text{m}/10\mu\text{m}$ ) and the small size PMOS device ( $W/L = 0.22\mu\text{m}/0.18\mu\text{m}$ ),  $V_{GS} = 0\text{V} \rightarrow -1.2\text{V}$  or  $-1.8\text{V}$  step= $-5\text{mV}$ ,  $V_{BS} = 0\text{V} \rightarrow 1.8\text{V}$  step= $0.3\text{V}$ ,  $V_{DS} = -50\text{mV}$  or  $-1.8\text{V}$ .

**TABLE 1.** Summary of characterized devices.

Technology	SMIC 0.18 $\mu\text{m}$ Bulk CMOS 1P6M Process			
Voltage and TOX	1.8V Thin		5V Thick	
Type	NMOS	PMOS	NMOS	PMOS
W/L [ $\mu\text{m}/\mu\text{m}$ ]	10/10	10/10	10/10	10/10
	10/0.6	10/0.6	10/2	10/2
	10/0.2	10/0.18	10/0.65	10/0.5
	10/0.18	10/0.16	10/0.5	10/0.45
	10/0.16	0.22/0.18	0.3/0.6	
	0.22/0.18			

refrigerator was used to cool devices. The devices under test (DUT) were put into the dual in-line package (DIP) socket at the bottom of the refrigerator. The DIP socket was connected to BNC connectors at the top of the refrigerator via cables. The bottom of the DIP socket was connected to the  $^3\text{He}$  pot through the copper. An internal vacuum chamber was built around the sample, and a temperature sensor was used to characterize the  $^3\text{He}$  pot (and DUT) temperature in the vacuum chamber. The sample was inserted into the cryostat to cool down to around 270mK. All MOSFET electrical measurements were performed using the Keysight B1500A semiconductor device analyzer. The interconnection between the DUT and B1500A was realized through BNC cables and BNC Triax to BNC adapters.

Testing of the characteristics at around 270mK should limit the power of devices, limited by the cooling power


(40 $\mu\text{W}$ ). We observed that the temperature fluctuated during the test, from 264mK to 274mK. When the temperature changed dramatically beyond 274mK, we waited for the temperature to drop below 270mK, changed bias voltages and re-measured to ensure that the device worked at around 270mK.

For 1.8V MOSFET, transfer characteristics in linear ( $|V_{DS}| = 50\text{mV}$ ) and saturation regions ( $|V_{DS}| = 1.8\text{V}$ ) for different substrate bias voltages were measured on various devices in Table 1.  $V_{GS}$  was appropriately reduced to limit current and ensure temperature stability in Fig. 1, except Fig. 1 (e,g). When the  $V_{BS}$  was sufficient during the test, no obvious transfer curve could be observed in Fig. 1(a-b). So the  $V_{BS}$  was under 0 to  $-0.5\text{V}$ . For 5V MOSFET, bias voltages changed. Characteristics in other bias voltages were also measured at around 270mK. In addition to the above normal measurements (hold time = 0s, delay time = 0s), the output characteristics were measured which were in different hold time (time after the measurement trigger until starting delay time) and delay time (time after the hold time until starting measurement). For details of hold time and delay time, please see [12, Figs. 4–6].


### III. CHARACTERIZATION

#### A. TRANSFER CHARACTERISTICS

Fig. 1 and Fig. 2 show the transfer characteristics of large and small thin TOX MOSFET devices. Fig. 3 shows the transfer characteristics of the thick TOX NMOS ( $W/L=0.3\mu\text{m}/0.6\mu\text{m}$ ) and PMOS ( $W/L=10\mu\text{m}/10\mu\text{m}$ ) in



**FIGURE 2.** Transfer characteristics of thin TOX MOSFET devices at sub-kelvin temperature. The semilog plot is for Fig. 1.



**FIGURE 3.** Transfer characteristics of thick TOX MOS at sub-kelvin temperature (forward scan). (a,c) Transfer characteristics of the small size NMOS device ( $W/L = 0.3\mu\text{m}/0.6\mu\text{m}$ ),  $V_{GS} = 0\text{V} \rightarrow 3\text{V}$  step= $10\text{mV}$ ,  $V_{BS} = 0\text{V} \rightarrow -5\text{V}$  step= $-1\text{V}$ ,  $V_{DS} = 50\text{mV}$ ; (b,d) Transfer characteristics of the large size PMOS device ( $W/L = 10\mu\text{m}/10\mu\text{m}$ ),  $V_{GS} = 0\text{V} \rightarrow -5\text{V}$  step= $-10\text{mV}$ ,  $V_{BS} = 0\text{V} \rightarrow 5\text{V}$  step= $1\text{V}$ ,  $V_{DS} = -50\text{mV}$ .


linear region. The drain current is still depending on the  $V_{GS}$  and  $W/L$ . The threshold voltage ( $V_{th}$ ) changes with substrate bias voltage. Transfer characteristics are similar to the usual results for MOSFET. Fig. 1(a,b) give transfer characteristics of the large NMOS device at sub-kelvin temperature. For the small NMOS device in Fig. 1(c,d), the  $V_{th}$  decreases rapidly because of drain induced barrier lowering (DIBL) effect [13], [14]. The DIBL effect is also shown in Fig. 1(g,h).

Fig. 1(d) and Fig. 2(d) show an abnormal phenomenon about current step: when the gate to source voltage ( $V_{GS}$ ) reaches  $V_{th}$ ,  $I_{DS}$  suddenly changes into micro-amperes ( $\mu\text{A}$ ) current. For  $V_{BS} = 0$  in Fig. 1(b) and Fig. 2(b), we can observe the current step phenomenon also. For thin and thick TOX devices, we have observed the abnormal phenomenon in NMOS but not in PMOS. For NMOS transfer characteristics in the saturation region, the electric field between drain and source is very high, and channel electron can get sufficient speed and produce electron-hole pairs when the channel appears. For PMOS devices, channel holes can not get sufficient speed under the same electric field between drain and source and have the lower impact-ionization multiplication factor compared to those of electrons [15] is another factor. This phenomenon is more obvious when the channel is short for the same high  $|V_{DS}|$ . The abnormal phenomenon prohibits the use of small NMOS devices in the saturation region for extremely low-power circuits.

Compared with [11, Fig. 12], the hysteresis also occurs for the thick TOX NMOS ( $W/L = 10\mu\text{m}/0.6\mu\text{m}$ ,  $10\mu\text{m}/0.5\mu\text{m}$ ), however the hysteresis does not obviously occur for the thin TOX NMOS ( $W/L = 10\mu\text{m}/10\mu\text{m}$ ).

## B. OUTPUT CHARACTERISTICS AND KINK EFFECT

We have plotted in Fig. 4(a-d) the output characteristics of thin and thick TOX MOSFET devices, obtained at sub-kelvin temperature. We choose the current-limiting method to keep the temperature stable. These curves (forward and backward scan) in Fig. 4 show the kink effect. The kink effect can occur on MOSFET devices at sub-kelvin temperatures when the  $|V_{DS}|$  becomes sufficiently high [16]. For bulk silicon NMOS devices at low temperatures, channel electron



**FIGURE 4.** (a,b) Output characteristics of thin TOX MOS at sub-kelvin temperature, the forward(backward) scan data is represented by red(blue) lines and dots. (c,d) Output characteristics of thick TOX MOS at sub-kelvin temperature with forward scan. (e) Output characteristics of the large thin TOX NMOS device ( $W/L = 10\mu\text{m}/10\mu\text{m}$ ) at temperatures from 297K down to 270mK,  $V_{DS} = 0\text{V} \rightarrow 1.8\text{V}$  step= $50\text{mV}$ ,  $V_{GS} = 0.6\text{V}$ ,  $V_{BS} = 0\text{V}$ , delay time= $0\text{s}$ .

can gain enough energy and produce electron-hole pairs by impact ionization when the  $V_{DS}$  is higher than a certain value. The electrons pass through the channel to the drain, and the holes migrate towards the floating substrate. The floating substrate potential increases due to the accumulation of holes, until the substrate-source junction forms forward bias [16], [17]. The  $V_{th}$  reduces with the increase of substrate potential. As the  $|V_{DS}|$  increases, the  $V_{th}$  decreases, leading to increased drain-source current ( $I_{DS}$ ).

Compared to PMOS devices, the kink effect in NMOS devices appears at lower  $|V_{DS}|$  voltage, and the amplification of NMOS is bigger. Considering the higher impact-ionization multiplication factor of electrons compared to that of holes, NMOS devices are more affected at sub-kelvin temperature compared to PMOS devices.

$I_{DS}$  under forward scan is larger than  $I_{DS}$  under back scan at small  $V_{DS}$  in Fig. 4(a), the opposite is true at large  $V_{DS}$ . A similar phenomenon occurs for PMOS in Fig. 4(b). Besides, we observed the current overshoot phenomenon in Fig. 4 using the forward scan. For forward scan results of thin TOX PMOS, the current overshoot occurs obviously while the test begins. The kink effect and current overshoot phenomenon at cryogenic temperatures are related to varying  $V_{th}$  with  $V_{DS}$ . As shown in Fig. 4(e), the kink effect and current overshoot phenomenon attenuate and disappear with the temperature increasing.


Moreover, the curve for  $V_{GS} = 0.9\text{V}$  in Fig. 4 (c) has a strange behavior,  $I_{DS}$  increases sharply from a few pA to  $8.5\mu\text{A}$ . When  $V_D$  is large enough, the frozen carriers

are activated. The PN junction between the drain and the substrate is under reverse bias, and an avalanche breakdown occurs, causing the above behavior.

### C. CURRENT OVERTSHOOT AND DISCUSSION

The current overshoot phenomenon occurred in Fig. 4(e) at temperatures below 10K other than 15K [18] or 25K [19]. This phenomenon is related to the charge state of traps in the Si/SiO<sub>2</sub> interface. The Si/SiO<sub>2</sub> interface traps are silicon dangling-bonds at the interface. In the case of on state NMOS devices (forward scan), it can be seen that positive charging of traps leads to the noticeable increase of the current at the beginning of the curves in Fig. 5(a). The  $V_{th}$  decreases in the linear region for NMOS devices owing to the positive charge trapped in the interface traps. When  $|V_{DS}|$  is sufficiently high after reaching pinch-off point, the trapped charges in the interface can be released at sub-kelvin temperature [18]. The  $V_{th}$  increases and the amplitude of  $I_{DS}$  curves decreases in the saturation region with the increasing  $|V_{DS}|$ , as shown in Fig. 5(a,b).

We measured the current overshoot with various delay times and two scan models. In Fig. 5(c), the maximum amplitude of curves is  $7.59\mu\text{A}$  for  $0\text{s}$  delay time, and the peak value decreases when the scan delay time increases. Predictably, the peak will disappear at the sufficient scan delay time. We do not observe the current overshoot in Fig. 5(d), plotted results with backward scan model. For PMOS devices, the current overshoot phenomenon also occurred at sub-kelvin temperatures in Fig. 5(e,f). The



**FIGURE 5.** Current overshoot phenomenon in the thin TOX NMOS (a-d) device ( $W/L = 10\mu\text{m}/10\mu\text{m}$ ) and PMOS (e,f) devices ( $W/L = 10\mu\text{m}/10\mu\text{m}$ ) and at sub-kelvin temperature. (a)  $I_{DS}$ - $V_{DS}$  curves for different  $V_{GS}$ ; (b)  $I_{DS}/I_{MAX}$ - $V_{DS}$  curves, normalized by  $I_{MAX}$  which is the maximum current for each curves in (a); (c) forward scan with different delay time; (d) backward scan with different delay time; (e) forward scan for the large thin TOX PMOS device with different delay time; (f) forward scan for the large thick TOX PMOS device with different delay time.

relation between the current overshoot phenomenon and the scan delay time implies the charge state of traps in the Si/SiO<sub>2</sub> interface [10], [18]. Self-heating is another explanation of current overshoot, however, these results do not support this explanation.

## IV. MODELING


### A. EKV MODEL FOR LARGE DEVICES

The EKV MOSFET model is appropriate to MOSFET devices in low-voltage and low-current applications [20]. And this model is compact and accurate with a few parameters [21], [22]. We choose the EKV 2.6 model to describe transfer characteristics of thin TOX large MOSFET devices for the following reasons. First, the output characteristics of MOSFET devices are abnormal at sub-kelvin temperature because of the kink effect and current overshoot. Second, the data of thick TOX large devices is insufficient due to the inequality between the test data and the current limit value caused by the limitation of the cooling power. For large MOSFET devices, the intrinsic model parameters in Table 2 can describe their transfer characteristics accurately, while their short and narrow channel effects are ignored. The value of parameters in Table 2 is for thin TOX PMOS devices.

**TABLE 2.** The intrinsic model parameters.

Name(unit)	Description	Value
TOX( $m$ )	oxide thickness	4.27e-009
XJ( $m$ )	junction depth	1.6e-007
DW( $m$ )	channel width correction	-1.6e-008
DL( $m$ )	channel length correction	7.6e-008
NSUB( $cm^{-3}$ )	channel doping	1.0196e+017
UCRIT( $V/m$ )	longitudinal critical field	2.0e+6
VTO( $V$ )	nominal threshold voltage	-
KP( $A/V^2$ )	transconductance parameter	-
GAMMA( $\sqrt{V}$ )	body effect parameter	-
THETA( $1/V$ )	mobility reduction coefficient	-

Parameters of TOX, XJ, DW, DL, and NSUB are from BSIM4 model [23], and the parameter UCRIT can be set as default. The value of PHI(bulk Fermi potential) parameter is calculated with NSUB parameter. The value of  $T_{nom}$  is  $-272.88\text{K}$  (270mK), which is the nominal temperature of model parameters. We ignore the intrinsic parameters temperature dependence in the EKV model because  $T_{nom}$  is set as 270mK equal to test temperature. Equations of interest



**FIGURE 6.**  $I_{DS}$ - $V_{GS}$  curves of large thin TOX NMOS (a,b,e,f) and PMOS (c,d,g,h) devices at sub-kelvin temperature measured (symbols) and simulated (solid lines). The bias condition is same to 1. Model parameters are given in Table 3 (NMOS) and Table 4 (PMOS).

are presented below [22], [24], [25].

$$PHI = 2V_t \times \ln\left(\frac{NSUB \times 10^6}{n_i(T_{nom})}\right) \quad (1)$$

where  $n_i(T_{nom})$  is intrinsic carrier concentration,

$$V_t = \frac{kT}{q} \quad (2)$$

The expression of  $I_{DS}$  is

$$I_{DS} = I_F - I_R \quad (3)$$

$I_F$  is the forward current and  $I_R$  is the reverse current as given by the following formula.

$$I_{F(R)} = I_S \times \ln^2\left[1 + \exp\left(\frac{V_G - V_{TO} - nV_{S(D)}}{2nV_t}\right)\right] \quad (4)$$

where the specific current

$$I_S = 2n\beta V_t, n = 1 + \frac{GAMMA}{2\sqrt{V_p + PHI + 4V_t}} \quad (5)$$

Considering the mobility reduction due to vertical field,

$$\beta = KP \times \frac{L_{eff}}{W_{eff}} \times \frac{1}{1 + THETA \times V_p} \quad (6)$$

where  $V_p$  is the pinch-off voltage for large devices.

## B. PARAMETERS EXTRACTION AND MODELING

The parameters extraction was performed by BSIMProPlus with semi-empirical methods. We imported the test data of thin TOX large MOSFET devices into the software and set value of TOX, XJ, etc. The degree of agreement described as RMS (root-mean-square) Error between the simulation data and the test data changed with VTO, KP, GAMMA and THETA. After these parameters had been adjusted properly, the RMS Error declined to less than 5% (Fig. 6). The RMS Error calculation is shown in Eq. (7).

$$RMS\ Error = \sqrt{\frac{1}{N} \times \sum_{i=1}^n \left(\frac{I_{measi} - I_{calci}}{I_{threshold}}\right)^2} \times 100 \quad (7)$$

where N is the number of data,  $I_{measi}$  is measured data and  $I_{calci}$  is simulated (extracted) data.  $I_{threshold}$  can be easily changed to reflect good or bad results. The value of  $I_{threshold}$  is set to the maximum measured value according to the BSIMProPlus manual.

The value of |VTO| in Table 3 and Table 4 decreases from linear region to saturation region, which means that the  $|V_{th}|$  of large devices varies with operating modes. This explains the kink effect. Comparison between the values of parameters in the linear region with those in the saturation region, shows that the numerical difference of NMOS is greater than that of PMOS. This proves that NMOS devices are more affected at sub-kelvin temperature compared to PMOS devices.

**TABLE 3. Parameters for the large thin TOX NMOS device.**

Region	linear	saturation
VTO(V)	0.5208	0.46403
GAMMA( $\sqrt{V}$ )	0.50534	0.6024
KP(A/V <sup>2</sup> )	0.0017217	0.0017958
THETA(1/V)	0.462	0.31198
RMS(%)	1.05	0.19

**TABLE 4. Parameters for the large thin TOX PMOS device.**

Region	linear	saturation
VTO(V)	-0.7676	-0.74
GAMMA( $\sqrt{V}$ )	0.66736	0.675
KP(A/V <sup>2</sup> )	0.00018393	0.0001806
THETA(1/V)	0.32242	0.37118
RMS(%)	1.52	0.38

## V. CONCLUSION

The SMIC 0.18 $\mu$ m bulk CMOS technology is tested and characterized at sub-kelvin temperature. It is demonstrated that standard bulk CMOS devices can still operate at sub-kelvin temperature. The kink effect and current overshoot phenomenon have been shown and explained. A compact model has been proposed based on the EKV2.6 model to describe transfer characteristics of thin TOX large devices at 270mK. The accuracy of the model in the subthreshold region can be further optimized. This work contributes to the research on the characteristics of devices and the design of cryogenic CMOS circuits for quantum chips. Further research will be aimed at determining the relationship between current overshoot and delay time and modeling output characteristics of large devices.

## ACKNOWLEDGMENT

The authors would like to thank SMIC for devices fabrication and software support.

## REFERENCES

[1] B. Patra *et al.*, "Cryo-CMOS circuits and systems for quantum computing applications," *IEEE J. Solid-State Circuits*, vol. 53, no. 1, pp. 309–321, Jan. 2018.

[2] F. Sebastiano *et al.*, "Cryo-CMOS electronic control for scalable quantum computing: Invited," in *Proc. 54th Annu. Design Autom. Conf.*, 2017, pp. 1–6. [Online]. Available: <http://doi.acm.org/10.1145/3061639.3072948>

[3] L. Hutin *et al.*, "SOI CMOS technology for quantum information processing," in *Proc. IEEE Int. Conf. IC Design Technol. (ICIDT)*, Austin, TX, USA, May 2017, pp. 1–4.

[4] E. Charbon *et al.*, "Cryo-CMOS for quantum computing," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, Dec. 2016, pp. 1–4.

[5] Y. Cheng *et al.*, "BSIM 3v3 manual (final version)," Dept. Elect. Eng. Comput. Sci., Univ. California, Berkeley, CA, USA, Rep. UCB/ERL M97/2, 1997. [Online]. Available: <http://www2.eecs.berkeley.edu/Pubs/TechRpts/1997/3156.html>

[6] W. Liu, X. Jin, K. Cao, and C. Hu, "BSIM 4.0.0 MOSFET model user's manual," Dept. Elect. Eng. Comput. Sci., Univ. California, Berkeley, CA, USA, Rep. UCB/ERL M00/38, 2000. [Online]. Available: <http://www2.eecs.berkeley.edu/Pubs/TechRpts/2000/3859.html>

[7] P. Galy, J. C. Lemyre, P. Lemieux, F. Arnaud, D. Drouin, and M. Piore-Ladrière, "Cryogenic temperature characterization of a 28-nm FD-SOI dedicated structure for advanced CMOS and quantum technologies co-integration," *IEEE J. Electron Devices Society*, vol. 6, pp. 594–600, May 2018. [Online]. Available: <https://ieeexplore.ieee.org/document/8370029>

[8] L. Varizat, G. Sou, and M. Mansour, "BSIM3 parameters extraction of a 0.35 $\mu$ m CMOS technology from 300K down to 77K," *J. Phys. Conf. Series*, vol. 834, no. 1, 2017, Art. no. 012002. [Online]. Available: <http://stacks.iop.org/1742-6596/834/i=1/a=012002>

[9] P. Martin, A. Royet, F. Guellec, and G. Ghibaudo, "MOSFET modeling for design of ultra-high performance infrared CMOS imagers working at cryogenic temperatures: Case of an analog/digital 0.18 $\mu$ m CMOS process," *Solid-State Electron.*, vol. 62, no. 1, pp. 115–122, 2011. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/S0038110111000165>

[10] A. Rhouni, O. Gevin, X. de la Broïse, J. Sauvageot, V. Revéret, and L. Rodriguez, "First-ever test and characterization of the AMS standard bulk 0.35 $\mu$ m CMOS technology at sub-Kelvin temperatures," *J. Phys. Conf. Series*, vol. 834, no. 1, 2017, Art. no. 012005. [Online]. Available: <http://stacks.iop.org/1742-6596/834/i=1/a=012005>

[11] R. M. Incandela, L. Song, H. Homulle, E. Charbon, A. Vladimirescu, and F. Sebastiano, "Characterization and compact modeling of nanometer CMOS transistors at deep-cryogenic temperatures," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 996–1006, Apr. 2018. [Online]. Available: <https://ieeexplore.ieee.org/document/8329135>

[12] *EasyEXPERT Software User's Guide Vol. 1*, Keysight Technol., Santa Rosa, CA, USA, 2016. [Online]. Available: <https://literature.cdn.keysight.com/litweb/pdf/B1540-90000.pdf?id=819567>

[13] A. Mutlu and M. Rahman, "Two-dimensional analytical model for drain induced barrier lowering (DIBL) in short channel MOSFETs," in *Proc. IEEE SoutheastCon Preparing New Millennium (Cat. No.00CH37105)*, Nashville, TN, USA, Apr. 2000, pp. 340–344.

[14] J. Qu, H. Zhang, X. Xu, and S. Qin, "Study of drain induced barrier lowering (DIBL) effect for strained Si nMOSFET," *Procedia Eng.*, vol. 16, pp. 298–305, Jan. 2011. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/S187705811025884>

[15] Y. Creten, P. Merken, W. Sansen, R. P. Mertens, and C. V. Hoof, "An 8-bit flash analog-to-digital converter in standard CMOS technology functional from 4.2 K to 300 K," *IEEE J. Solid-State Circuits*, vol. 44, no. 7, pp. 2019–2025, Jul. 2009.

[16] F. Balestra, L. Audaire, and C. Lucas, "Influence of substrate freeze-out on the characteristics of MOS transistors at very low temperatures," *Solid-State Electron.*, vol. 30, no. 3, pp. 321–327, 1987. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/0038110187901900>

[17] J. . Colinge, "Reduction of kink effect in thin-film SOI MOSFETs," *IEEE Electron Device Lett.*, vol. 9, no. 2, pp. 97–99, Feb. 1988.

[18] V. Lysenko, I. Tyagulski, Y. Gomeniuk, and I. Osiyuk, "Effect of oxide–semiconductor interface traps on low-temperature operation of MOSFETs," *Microelectron. Rel.*, vol. 40, nos. 4–5, pp. 735–738, 2000. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/S0026271499002954>

[19] E. Simoen, B. Dierickx, C. Claeys, and G. Declerck, "Transient response of silicon devices at 4.2 K. II. Application to the case of a metal-oxide-semiconductor transistor," *Semicond. Sci. Technol.*, vol. 6, no. 9, pp. 905–911, 1991.

[20] C. C. Enz, F. Krummenacher, and E. A. Vittoz, "An analytical MOS transistor model valid in all regions of operation and dedicated to low-voltage and low-current applications," *Analog Integr. Circuits Signal Process.*, vol. 8, no. 1, pp. 83–114, Jul. 1995. [Online]. Available: <https://doi.org/10.1007/BF01239381>

[21] G. Angelov, T. Takov, and S. Ristic, "MOSFET models at the edge of 100-nm sizes," in *Proc. 24th Int. Conf. Microelectron. (IEEE Cat. No.04TH8716)*, vol. 1. Nis, Serbia, Serbia, May 2004, pp. 295–298.

[22] G. V. Angelov and K. K. Asparuhova, "MOSFET simulation using MATLAB implementation of the EKV model," in *Proc. 15th Int. Sci. Appl. Sci. Conf.*, Sozopol, Bulgaria, Sep. 2006, pp. 167–172.

[23] K. Singh and P. Jain., "BSIM3v3 to EKV2.6 model parameter extraction and optimisation using LM algorithm on 0.18 micron technology node," *Int. J. Electron. Telecommun.*, vol. 64, no. 1, pp. 5–11, 2018.

- [24] M. Bucher, C. Lallement, C. Enz, F. Théodoloz, and F. Krummenacher, *The EPFL-EKV MOSFET Model Equations for Simulation Model Version 2.6*, Dept. Electron. Lab, Swiss Federal Inst. Technol. (EPFL), Lausanne, Switzerland, Jun. 1997. [Online]. Available: [https://weble.upc.edu/asig/Circuits\\_Impresos/manuals%20de%20'orcad/ekv26.pdf](https://weble.upc.edu/asig/Circuits_Impresos/manuals%20de%20'orcad/ekv26.pdf)
- [25] G. S. Fonseca, L. B. de Sá, and A. C. Mesquita, "Extraction of static parameters to extend the EKV model to cryogenic temperatures," in *Proc. Infrared Technol. Appl. XLII* 2016, Art. no. 98192B. [Online]. Available: <https://doi.org/10.1117/12.2219734>



**TENG-TENG LU** received the B.S. degree in physics from the University of Science and Technology of China, Hefei, China, in 2015, where he is currently pursuing the Ph.D. degree in microelectronics and solid state electronics.

His current research interests include modeling of CMOS technologies and analog design at cryogenic temperatures.



**ZHEN LI** received the B.S. degree in physics from the University of Science and Technology of China (USTC), Hefei, China, in 2014, where he is currently pursuing the Ph.D. degree in microelectronics and solid state electronics.

He has been a Research Assistant with the Key Laboratory of Quantum Information, CAS, USTC since 2016. His research interests include cryogenic electronics and quantum computing.




**CHAO LUO** received the B.S. degree in physics from the University of Science and Technology of China, Hefei, China, in 2014, where he is currently pursuing the Ph.D. degree in microelectronics and solid state electronics.

His research interests include cryogenic electronics and the electronic interface operating at cryogenic temperature for quantum computing.



**JUN XU** received the B.S., M.S., and Ph.D. degrees in physics from the University of Science and Technology of China, Hefei, China, in 2000, 2002 and 2006, respectively.

He is a Lectorate with the Department of Physics, University of Science and Technology of China. His research interests include photoelectric devices and sensing measurement.



**WEICHENG KONG** received the B.S. and Ph.D. degrees in physics from the University of Science and Technology of China, Hefei, China, in 2013 and 2018, respectively.

He is currently the Executive Director of the Origin Quantum Computing Company Ltd., Hefei. His research interests include quantum manipulation and measurements of mesoscopic and microscopic quantum devices.



**GUOPING GUO** (Member, IEEE) received the B.S. and Ph.D. degrees in physics from the University of Science and Technology of China, Hefei, China, in 2000 and 2005, respectively.

He is currently a Professor of physics and the Associated Director of the Key Laboratory of Quantum Information, CAS, University of Science and Technology of China. His research interests include quantum computing and cryogenic electronics.