Received 29 May 2020; revised 5 July 2020 and 22 July 2020; accepted 22 July 2020. Date of publication 31 July 2020; date of current version 15 August 2020. The review of this article was arranged by Editor C. Bulucea.

Digital Object Identifier 10.1109/JEDS.2020.3013442

ESD Improvements on Power N-Channel LDMOS Devices by the Composite Structure of Super Junctions Integrated With SCRs in the Drain Side

HUNG-WEI CHEN^{ID 1} (Member, IEEE), SHEN-LI CHEN^{ID 1} (Member, IEEE), YU-TING HUANG²,

AND HSUN-HSIANG CHEN¹⁰ 3

Department of Electronic Engineering, National United University, Miaoli 36063, Taiwan
Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan
Department of Electronic Engineering, National Changhua University of Education, Changhua 500, Taiwan

CORRESPONDING AUTHOR: H.-H. CHEN (e-mail: chenhh@cc.ncue.edu.tw)

This work was supported by the Ministry of Science and Technology of Taiwan under Grant MOST 104-2221-E-239-013.

ABSTRACT This paper studies a composite power n-channel lateral-diffused MOSFET device with a super junction (SJ) and parasitic silicon-controlled rectifier structure (nLDMOS-SJ-SCR) in the drain side, which can be used for electrostatic discharge (ESD) and latch-up (LU) reliability enhancements of 60-V power electronics. For ESD and LU protection considerations, the drain side with an SJ structure integrated with *p-n-p-* and *n-p-n*-arranged types of nLDMOS-SCR transistors is demonstrated. According to the experimental data, the layout of the SJ structure in the drain side has positive effects on ESD and LU capabilities. The layout type of nLDMOS-SJ with a pillar width W = 9µm has the highest secondary breakdown current (I_{t2}) values; the ESD (LU) improvement was 46.3% (13.3%) compared with the nLDMOS reference sample. Meanwhile, an nLDMOS-SJ with a pillar width W = 27µm has the highest figure of merit (FOM) value. By contrast, an embedded *p-n-p-(n-p-n-)*-arranged type SCR structure was added into the drain side once again. Initially, it has a positive (negative) effect on the ESD reliability. Furthermore, the ESD (figure of merit; FOM) improvement was 37.9% (13.72%) of the corresponding nLDMOS-SJ evice for nLDMOS-SJ-SCR (*p-n-p*) with W = 27µm. Overall, an nLDMOS-SJ device integrated with the *p-n-p*-arranged-type SCR in the drain side is a favorable choice for ESD and LU improvements.

INDEX TERMS Electrostatic discharge (ESD), latch-up (LU), n-channel lateral-diffused MOSFET (nLD-MOS), secondary breakdown current (I_{t2}), silicon controller rectifier (SCR), super junction (SJ).

I. INTRODUCTION

Recently, power integrated components in the power system or module integrations have gained attention. High voltage (HV) lateral-diffused metal–oxide–semiconductor fieldeffect transistor (LDMOS) components are often used in smart power ICs, such as switching power supplies, automotive electronics, RF power amplifiers, mobile telecommunications, LED drivers, and LCD displays [1]–[16]. For a high operating-voltage requirement, this power component requires a favorable range of reliability ability. If a power integrated circuit (PIC) is stressed by a noise transient and/or an electrostatic discharge (ESD) pulse, it may lead to the destruction of HV components caused by ESD or electrical over-stress (EOS). Therefore, in many applications, a power LDMOS urgently needs to have good ESD and/or latch-up (LU) capabilities [17]–[27].

However, an HV n-channel LDMOS (nLDMOS) is usually served as an ESD protection element, but it has some major disadvantages due to higher trigger voltage (V_{t1}) and lower holding voltage (V_h). Then, a gate-grounded nMOS-FET (GGnMOS) device with a multi-finger layout will be occurred the non-uniformity turned-on issue, thus leading to extremely low ESD robustness per unit channel width particularly in the HV nLDMOS devices due to high V_{t1}

value [28]. Moreover, the low holding voltage (V_h) of a component is easily prone to LU burnout. How to solve these difficult reliability problems?

A super-junction (SJ) structure in HV LDMOS devices can effectively improve the relationship between the breakdown voltage and the on-resistance [29]-[38]. In addition, this concept can be used to enhance the ESD capability of HV MOSFETs, but the enhancement is still slightly insufficient. By contrast, power SCRs are commonly used in HV applications because their V_{t1} values are slightly lower than those of nMOSFETs fabricated using the same process [39] and they provide excellent ESD robustness per unit channel width [24], [40]-[47]. However, SCRs have some disadvantages. Compared with the operating voltage V_{DD} , the V_h value is extremely low. Consequently, we have some new ideas to integrate and merge these two HV components. That is to say, if an SJ structure is added into the drain terminal of an HV nLDMOS and linked with an embedded SCR in the drain side again, how will the ESD and LU reliabilities be affected? Therefore, in this study, various P⁺ implants were inserted into the drain end of an nLDMOS-SJ (nLDMOS with a super-junction structure) device to form an nLDMOS-SJ sample worked together with an embedded parasitic SCR device. Then, this study investigated the influences of drain-end engineering on the ESD and LU manifestations of this new power compound device. Finally, a comprehensive index for weighing the reliability of ESD and LU, the figure of merit (FOM) of these power samples of the ESD, LU, and cell area considerations are defined and evaluated as

$$FOM = \frac{I_{t2} \times V_h}{cell \ area}.$$
 (1)

II. DEVICE STRUCTURES OF POWER NLDMOS DUTS A. THE PURE NLDMOS REFERENCE DEVICE

Testing components of 60-V HV pure nLDMOS and the following devices were fabricated using a TSMC 0.25-µm 60-V Bipolar-CMOS-DMOS (BCD) process. The channel length (L) of these devices under test (DUTs), channel width of each finger (W_f) , and total channel width (W_{tot}) (constant) were 2, 100, and 600 μ m, respectively; finger numbers M = 6. Here, the pure nLDMOS was regarded as a reference or benchmark DUT. Figs. 1 and 2 respectively show the schematic layout diagram and three-dimensional (3D) cross-sectional view (along the line AA' of Fig. 1) of this pure nLDMOS transistor. The HVPB, SH_P, H60PW, H60NW, and shallowtrench isolation (STI) layers are the necessary well structures for a 60-V device. Furthermore, spacing of the H60NW edge to the left drain-side thin-oxide definition (OD) is denoted by L_d , and the OD zone is denoted by the thin-oxide definition area. In addition, a butted contact structure for the source-to-bulk electrode connection was used in this study. A silicide layer was formed at drain and source ends. As shown in Fig. 2, when an nLDMOS device forms a gate-toground connection, it can conduct the transient ESD current through the parasitic BJT (Q1) under this MOSFET; R_{bulk}



FIGURE 1. Layout-view diagram of the HV pure nLDMOS (Ref. DUT).



FIGURE 2. 3D Cross-sectional view of the HV pure nLDMOS (Ref. DUT).

and R_{drift} are the parasitic resistances of the source-to-bulk and drift regions, respectively.

B. AN NLDMOS WITH SUPER-JUNCTION (SJ) STRUCTURES

Figs. 3 and 4 show that an nLDMOS was constructed in a parallel SJ structure below the shallow-trenchisolation (STI) region at the drain end (denoted as nLDMOS-SJ). It is found that it is a complex architecture. Beneath the drain-side STI region, some H60PW layers were inserted into the H60NW layer and permuted to form a similar SJ structure. A 4-µm STI gap was present between the parallel SJ endings and the drain-side with high doses (> 10¹⁹ cm⁻³) of OD. When the H60PW and H60NW widths for the nLDMOS-SJ devices varied, the pillar widths of these two layers were always kept equal ($W_n = W_p = W$), and there were four classifications of 6-, 9-, 18-, and 27-µm widths. The heights of the SJ pillar (H60NW and H60PW layers) were denoted by *h*.

C. AN NLDMOS-SJ WITH EMBEDDED SCR STRUCTURES

Figs. 5–8 show the schematic layout diagrams and 3D crosssectional views of an nLDMOS-SJ with a drain-side *p-n-p*and *n-p-n*-arranged SCR. These doped-zone arrangements are named from the left side to the right side of the drain electrode. In this study, the total drain-side areas of the nLD-MOS, nLDMOS-SJ, and nLDMOS-SJ-SCR devices were



FIGURE 3. Layout-view diagram of an HV nLDMOS-SJ device.



FIGURE 4. 3D Cross-sectional view of an HV nLDMOS-SJ device.

set to be equal. For a simplified and symmetrical device, the N^+/P^+ area ratio in the drain region was set to a unit value for the *p*-*n*-*p*- and *n*-*p*-*n*-arranged stripe SCR DUTs. According to this cross-sectional view, the nLDMOS with SJs (as in the previous section) was divided into three zones in the drain-end OD area. Next, the P⁺ doses were then implanted into the first and third regions (central region) to form two (one) parasitic SCR devices, which was called the nLDMOS-SJ-SCR p-n-p- (n-p-n-) arranged structures. Furthermore, these embedded SCR current paths are denoted as SCR1 and SCR2 (SCR3) for the nLDMOS-SJ-SCR pn-p- (n-p-n-) arranged types, respectively. Therefore, from Section II-A~II-C, there are thirteen kinds of experimental group shown in Table 1. Eventually, we will determine the extent to which these layout designs at the drain end affect device reliability.

III. EQUIVALENT-CIRCUIT MODELS OF NLDMOS-SJ AND NLDMOS-SJ-SCRS

Adding an SJ structure into the nLDMOS will change the distribution of the depletion region in the drift region. This SJ structure can suppress the maximum peak electric field in the horizontal direction of the device. Of course, it can also change the electrical behavior of this new component. Therefore, from the device structure of Fig. 4, Fig. 9 shows an equivalent circuit of an nLDMOS with a super junction (SJ) structure, where the R'_{drift} variable

866

TABLE 1. Devices list of different testing sample types.

Sample Type	Structure	W of SJ (µm)	Embedded SCR
0	nLDMOS (Ref. DUT)	-	_
1, 2, 3, 4	nLDMOS-SJ	6, 9, 18, 27	_
5, 6, 7, 8	nLDMOS-SJ	6, 9, 18, 27	p-n-p
9, 10, 11, 12	nLDMOS-SJ	6, 9, 18, 27	n-p-n



FIGURE 5. Layout-view diagram of an nLDMOS-SJ-SCR (p-n-p-arranged).



FIGURE 6. 3D Cross-sectional view of an nLDMOS-SJ-SCR (*p-n-p*-arranged).

resistance is a parasitic resistance in the drift region including the SJ modulation effect. Furthermore, it is assumed that the ON-resistance (R_{on}) of an nLDMOS can be approximately determined by the resistance of the lightly-doped drift region. Then, according to [29], the ON-resistance of the nLDMOS-SJ device can therefore be expressed as

$$R_{on} \cong R'_{drift} = K \cdot L_d^2 \frac{W}{h} \tag{2}$$

where K is a proportional constant, W and h are the width and height of SJ pillars, respectively.

For simplifying, the conduction weighting of two embedded SCRs in Fig. 6 (nLDMOS-SJ-SCR (*p*-*n*-*p*)) can be taken as dominated by the short path SCR₁. Based on the device structures, the equivalent circuits of nLDMOS-SJ-SCRs with *p*-*n*-*p*- and *n*-*p*-*n*-arranged structures are shown in Figs. 10(a) and 10(b), respectively. The main discrepancy between these two circuits is the location of the P⁺implants of an SCR



FIGURE 7. Layout-view diagram of an nLDMOS-SJ-SCR (n-p-n-arranged).



FIGURE 8. 3D Cross-sectional view of an nLDMOS-SJ-SCR (*n-p-n*-arranged).



FIGURE 9. The equivalent circuit of an HV nLDMOS-SJ device.

anode. Due to the light doping in the drift region (the SJ structure effect included) and the considerable drain-side lateral spacing, the parasitic resistances of the drift region (R'_{drift}) (this impedance value is related to the SJ structure and changes accordingly) and the SCR-to-nLDMOS at the drain end (R_{drain}) are sufficiently high. Therefore, none of them can be neglected. Moreover, when the position of the P⁺ anode region of the nLDMOS–SJ-SCR *p*-*n*-*p* and nLDMOS–SJ-SCR *n*-*p*-*n* arranged types change (Figs. 10(a) and 10(b)). Here, the red dashed lines indicate the more prone triggered conduction-on current path. The different P⁺ anode changes will result in the two types to reveal dissimilar snapback characteristics.



FIGURE 10. Equivalent circuits of the (a) nLDMOS-SJ-SCR (*p*-*n*-*p*-arranged type), and (b) nLDMOS-SJ-SCR (*n*-*p*-*n*-arranged type).

From Fig. 10(a), in the conduction-on holding situation of nLDMOS-SJ-SCR (*p*-*n*-*p*-arranged type), the Q1 and Q2 BJTs of the embedded SCR₁ are in a saturated condition. The voltage drop between anode-to-cathode electrodes (SCR₁ path) can be regarded as the $(V_h)_{p-n-p}$ (holding voltage of the *p*-*n*-*p*-arranged type). Then, the $(V_h)_{p-n-p}$ can be denoted as:

$$(V_h)_{p-n-p} \cong (V_{EB})_{Q2} + (V_{CE,sat})_{Q1}$$
$$= I_A \times R'_{drift} + (V_{CE,sat})_{Q1}, \qquad (3)$$

where I_A is the anode current (shown by the red dashed line) flowed through the right-hand branch during a triggered conduction-on condition.

For the nLDMOS-SJ-SCR *n-p-n*-arranged type, since the conduction path of the LDMOS is in front of the parasitic SCR (as shown in the path-(1) on the right side of Fig. 10(b)), the parasitic Q1 BJT of the nLDMOS will be turned on first. Eventually, the embedded SCR₃ will be turned on successively, and the conduction current will pass through the right-branch path of the SCR₃ (as indicated in the

path-(2)). Therefore, the $(V_h)_{n-p-n}$ of the nLDMOS-SJ-SCR (n-p-n)-arranged type) can be described as:

$$(V_h)_{n-p-n} \cong (I_A \times R_{drain}) + (I_A + I_D) \times R'_{drift} + (V_{CE,sat})_{Q1}, \qquad (4)$$

where I_D is the initial drain current of an nLDMOS flowed through the R'_{drift} branch (shown in Fig. 10(b)) during a triggered conduction-on condition.

IV. EXPERIMENTAL TESTING SYSTEM

A transmission-line-pulse (TLP) system with the humanbody-model (HBM) like characteristic will be used to evaluate the snapback key parameters of these nLDMOS, nLDMOS-SJ and nLDMOS-SJ-SCR DUTs. This TLP tester is operated and fulfilled a convenient measurement by the LabVIEW interface, which controlled the electronic facilities of subsystem such as an ESD pulse generator, a multi-channel voltage supplier and a high-frequency digital oscilloscope. A TLP tester can provide a continuous step-high square pulse (100-ns pulse width) to a sample, and quickly rising/falling time (< 10-ns) of the continuous square wave can also follow the transient noise of an ESD incident. And, during the TLP leakage test after each TLP zapping, the reversed leakage-biased voltage (V_{LB}) was set to be 5 V.

V. EXPERIMENTAL DATA, DISCUSSIONS AND VERIFICATIONS A. AN NLDMOS WITH SUPER-JUNCTION (SJ) STRUCTURES

By using a TLP tester, the leakage and snapback currentvoltage (I-V) curves of power nLDMOS and nLDMOS-SJ samples with various W types are presented in Fig. 11. In addition, the V_{t1} , V_h , and I_{t2} data behaviors are listed and shown in Table 2 and Fig. 12. The I_{t2} value is not favorable (only 1.632 A) for the nLDMOS reference device. Because of the influence of series SJs of an nLDMOS in the drain side (resulting in the R'_{drift} impedance change shown in Fig. 9), it was found that the nLDMOS-SJs have higher I_{t2} , V_h , and FOM values. The layout of SJs in the drain side has positive effects on ESD and LU capabilities. Compared with the pure nLDMOS DUT used as a reference, the nLDMOS-SJ DUT with $W_n = W_p = W = 9\mu m$ has the highest I_{t2} value. The I_{t2} (V_h) values of such an arrangement are favorable for the ESD and LU immunities (enhanced reaching 46.3% (13.3%)) compared to the reference DUT.

B. AN NLDMOS-SJ WITH EMBEDDED SCR STRUCTURES

The leakage and snapback I–V curves of power nLDMOS-SJ DUTs with different *p-n-p-* and *n-p-n*-arranged SCRs in the drain side are presented in Figs. 13(a) and 13(b). In addition, the V_{t1} , V_h , and I_{t2} testing data are indicated in Table 3. Compared with the *n-p-n*-arranged SCR in this structure, the parasitic SCR of *p-n-p*-arranged type had a lower V_{t1} value, which was due to a shortest conduction path.



FIGURE 11. Leakage and snapback I-V curves of nLDMOS-SJ DUTs.

TABLE 2. Snapback key parameters of nLDMOS and nLDMOS-SJ DUTs.

nLDMOS + SJ	V _{t1} (V)	V _h (V)	I _{t2} (A)	FOM ($\mu A \times V / \mu m^2$)
Ref_nLDMOS	156.961	21.071	1.632	2471.25
SJ W=6 μm	160.241	21.907	1.632	2569.29
SJ W= 9 μm	162.355	23.864	2.387	4093.62
SJ W= 18 μm	158.578	29.281	2.296	4831.36
SJ W= 27 μm	157.62	29.76	2.346	4980.07



FIGURE 12. $V_{t1} \& V_h$ values charts of nLDMOS-SJ DUTs.

Because of the influences of *p*-*n*-*p*- and *n*-*p*-*n*-arranged SCR structures of nLDMOS-SJ in the drain side, the nLDMOS-SJ-SCR *p*-*n*-*p*- (*n*-*p*-*n*-) type DUTs have higher (lower) I_{12} values than the corresponding nLDMOS-SJ samples. The highest FOM value of the *p*-*n*-*p* type SCR is favorable for ESD and LU reliabilities, which upgraded reaching 13.72% compared to the nLDMOS-SJ ($W_n = W_p = W = 27\mu$ m) DUT. Conversely, the highest FOM value of the *n*-*p*-*n* type SCR is disadvantageous for the ESD and LU immunities (downgraded reaching 18%) compared to the nLDMOS-SJ ($W_n = W_p = W = 27\mu$ m) sample.



FIGURE 13. Leakage and snapback I-V curves of nLDMOS-SJ-SCR DUTs with the (a) *p-n-p-* and (b) *n-p-n-*arranged manner.

TABLE 3. Snapback key parameters of nLDMOS and nLDMOS-SJ-SCR DUTs.

nLDMOS + SJ + SCR		V _{t1} (V)	V _h (V)	I _{t2} (A)	FOM (μA×V /μm ²)
Ref_nLDMOS		156.961	21.071	1.632	2471.25
<i>p-n-p</i> type	SJ W= 6 µm	153.336	18.954	1.632	2222.96
	SJ W= 9 µm	147.903	21.799	2.471	3870.97
	SJ W= 18 μm	138.208	23.869	2.847	4883.51
	SJ W= 27 μm	137.711	24.369	3.234	5663.54
<i>n-p-n</i> type	SJ W= 6 µm	153.894	20.877	1.631	2446.99
	SJ W= 9 μm	152.769	21.377	1.631	2505.6
	SJ W= 18 μm	152.043	24.980	2.228	3999.61
	SJ W= 27 μm	151.689	25.391	2.238	4083.67

C. VERIFICATIONS BY EQUIVALENT-CIRCUIT MODELS OF NLDMOS-SJS AND NLDMOS-SJ-SCRS

Since the holding voltage (V_h) of a transistor device is proportional to the ON-resistance (R_{on}) of the device, it can be



FIGURE 14. $V_{t1} \otimes V_h$ values charts of Ref. DUT, nLDMOS-SJ and nLDMOS-SJ-SCR DUTs.



FIGURE 15. *I*₁₂ values charts of Ref. DUT, nLDMOS-SJ and nLDMOS-SJ-SCR DUTs.

clearly found from Equation (2) that with the addition of SJ structures in the drain side, the V_h values of nLDMOS-SJs and nLDMOS-SJ-SCR devices do have a certain proportional relationship with the SJ width (*W*). This is consistent with the experimental data in Tables 2 and 3. However, for the nLDMOS-SJ sample with SJ $W = 6\mu$ m, the width may be too small, so the corresponding V_h value does not increase significantly in Table 2. More importantly, after adding this SJ structure to nLDMOS devices, both the V_h and I_{t2} values will increase, which is helpful to strengthen the ESD and LU (& FOM) reliability capabilities of nLDMOS devices.

In order to let the nLDMOS-SJ-SCRs behaviors of the V_{t1} , V_h , and I_{t2} data more clearer, the measured data in Table 3 are re-plotted again as shown in Figs. 14 and 15. Compared with Tables 2-3 and Figs. 14-15, as a result of lower trigger voltage and conduction-on resistance of SCR contribution in the nLDMOS-SJ-SCR compound devices, the snapback parameters of V_{t1} or V_h value for the *p*-*n*-*p*- or *n*-*p*-*n*-type of an nLDMOS-SJ-SCR compound device will be lower than that of the corresponding nLDMOS-SJ sample. The decrease of holding voltage (V_h) will weaken the ability of power components or circuits to prevent LU. In addition, due to the series-resistance R_{drain} influence, a trigger current for the p-n-p-(n-p-n-) type flowed through the SCR₁ (SCR₃) anode conduction-on current path, as shown in Fig. 10(a) (10(b)). The V_{t1} value of the nLDMOS-SJ-SCR *n*-*p*-*n* type is higher than that of the corresponding *p-n-p* type. Similarly, from



FIGURE 16. 3D diagram of FOM impacts as the W varied in Ref. DUT, nLDMOS-SJ and nLDMOS-SJ-SCRs DUTs.

Equations (3) and (4), the V_h value of the *n*-*p*-*n* type is greater than that of the *p*-*n*-*p* type in the nLDMOS-SJ embedded SCR structures.

At the same time, without going into detailed, the I_{t2} values (ESD ability) of the nLDMOS-SJ-SCR p-n-p-arranged type are higher than those of the corresponding samples of the nLDMOS-SJ-SCR *n-p-n*-arranged type for smaller series resistance of the SCR. In other words, in the ESD strengthening consideration, a best arrangement of embedded SCR in the nLDMOS drain-side is the *p*-*n*-*p*-arranged type. But from the standpoint of LU reliability, the n-p-n-arranged type is better. Finally, in terms of ESD and LU reliability trade-offs, that is the FOM consideration shown in Fig. 16, the disadvantage of the *p-n-p*-arranged type in LU can be compensated by adding SJ in the drift region. Obviously, in the nLDMOS-SJ-SCR devices, whether it is a *p*-*n*-*p*- or an *n*-*p*-*n*-arranged type, the best FOM device should have the best I_{t2} and V_h performances. From Equations (1)-(4) and Table 3, it is clear that an nLDMOS-SJ-SCR p-n-p-arranged device with SJ structure and $W = 27\mu m$ is the most reliable ESD/LU best choice (it has the highest I_{t2} and V_h values). Therefore, it can be concluded that the nLDMOS-SJ-SCR could be a good drain architecture for the ESD/LU robustness, especially for the *p*-*n*-*p*-arranged type as compared with the pure nLDMOS (Ref. DUT).

VI. CONCLUSION

This study combines two effective techniques and with different layout architectures in the drain side to improve the ESD and LU reliabilities of HV nLDMOS transistors. One of the techniques is to use the SJ structure in the drain side of an nLDMOS, which can be effectively used to strengthen the I_{t2} and V_h values of the device. Therefore, the ESD and LU capabilities of the nLDMOS-SJ device are increased. Furthermore, compared with the corresponding nLDMOS-SJ samples, if the drain side of the nLDMOS-SJ-SCR compound devices are embedded with a *p*-*n*-*p*- (*n*-*p*-*n*-) arranged type SCR, the I_{t2} data will be upgraded (degraded). Subsequently, their corresponding ESD capabilities were enhanced (decreased). However, in both of these scenarios, V_{t1} and V_h values are reduced compared with the corresponding nLDMOS-SJ samples. Therefore, it can be concluded that a drain side with a parallel SJ structure is favorable for ESD and LU reliabilities. However, the drain side *p*-*n*-*p*- (*n*-*p*-*n*-) arranged type SCR is favorable (unfavorable) for the ESD current conduction. In summary, for the considerations of ESD and LU reliability (i.e., FOM), the parallel SJ integrated with an SCR *p*-*n*-*p*-arranged type at the drain end of the power nLDMOS is an optimal strategy.

ACKNOWLEDGMENT

In this paper, the authors would like to thank the Taiwan Semiconductor Research Institute in Taiwan for providing the process information and fabrication platform.

REFERENCES

- D. Maksimovic, R. Zane, and R. Erickson, "Impact of digital control in power electronics," in *Proc. Int. Symp. Power Semicond. Device ICs*, 2004, pp. 13–22.
- [2] G. Van den Bosch *et al.*, "Comprehensive study of postprosecced copper heat sinks on smart power drivers for thermal SOA improvement," in *Proc. IEEE Int. Rel. Phys. Symp.*, 2005, pp. 652–653.
- [3] T.-S. Kwon, J.-H. Song, J.-B. Lee, S.-H. Paek, and S.-I. Yong, "A new smart power module for low power motor drives," in *Proc. IEEE Int. Conf. Power Electron.*, 2008, pp. 695–699.
- [4] A. J. Walker, H. Puchner, and S. P. Dhanraj, "High-voltage CMOS ESD and the safe operating area," *IEEE Trans. Electron Devices*, vol. 56, no. pp. 1753–1760, Aug. 2009.
- [5] K. Kurohane, T. Senjyu, A. Yona, N. Urasaki, T. Goya, and T. Funabashi, "A hybrid smart AC/DC power system," *IEEE Trans. Smart Grid*, vol. 1, no. 2, pp. 199–204, Sep. 2010.
- [6] S. Wang, J. Liu, J.-J. Chen, and X. Liu, "PowerSleep: A smart power-saving scheme with sleep for servers under response time constraint," *IEEE Trans. Emerg. Sel. Topics Circuits Syst.*, vol. 1, no. 3, pp. 289–298, Sep. 2011.
- [7] T. Karino, O. Sasaki, M. Yamaji, and H. Sumida, "700V PIC technology based on 0.35μm design for AC-DC power units," in *Proc. 24th Int. Symp. Power Semicond. Devices ICs (ISPSD)*, 2012, pp. 209–212.
- [8] S. Stanzione, C. van Liempd, R. van Schaijk, Y. Naito, R. F. Yazicioglu, and C. Van Hoof, "A self-biased 5-to-60V input voltage and 25-to-1600μW integrated DC-DC buck converter with fully analog MPPT algorithm reaching up to 88% end-to-end efficiency," in *Proc. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, 2013, pp. 74–75.
- [9] M. Dini, A. Romani, M. Filippi, V. Bottarel, G. Ricotti, and M. Tartagni, "A nano-current power management IC for multiple heterogeneous energy harvesting sources," *IEEE Trans. Power Electron.*, vol. 30, no. 10, pp. 5665–5680, Oct. 2015.
- [10] A. D. Ho, M. Schuck, and R. C. N. Pilawa-Podgurski, "Asymmetric interleaving in low-voltage CMOS power management with multiple supply rails," in *Proc. IEEE Energy Convers. Congr. Exposit. (ECCE)*, 2014, pp. 365–372.
- [11] P. H. Van Quang, T. T. Ha, and J.-W. Lee, "A fully integrated multimode wireless power charger IC with adaptive supply control and built-in resistance compensation," *IEEE Trans. Ind. Electron.*, vol. 62, no. 2, pp. 1251–1261, Feb. 2015.
- [12] A. A. Antonov, M. S. Karpovich, I. V. Pichugin, and V. Y. Vasilyev, "Multi-functional control integrated circuits in 250 nm BCD technology for high-efficiency power converters," in *Proc. 17th Int. Conf. Young Specialists Micro Nanotechnol. Electron Devices (EDM)*, 2016, pp. 411–416.
- [13] C. Chang, T. Jiang, P. Yang, Y. Xu, C. Xu, and Y. Chen, "Adaptive line voltage compensation scheme for a source-driving controlled AC–DC LED driver," *IET Circuits Devices Syst.*, vol. 11, no. 1, pp. 21–28, 2017.
- [14] M. Shrivastava, "Drain extended tunnel FET—A novel power transistor for RF and switching applications," *IEEE Trans. Electron Devices*, vol. 64, no. 2, pp. 481–487, Feb. 2017.

- [15] T. Sharma, J. S. Roberts, R. Darraji, D. G. Holmes, J. K. Jones, and F. M. Ghannouchi, "Novel integrated class F power amplifier design for RF power infrastructure applications," *IEEE Access*, vol. 6, pp. 75650–75659, 2018.
- [16] J. Urbonas, K. Kim, and P. H. Aaen, "Direct E-field measurement and imaging of oscillations within power amplifiers," *IEEE Trans. Instrum. Meas.*, vol. 68, no. 8, pp. 2971–2978, Aug. 2019.
- [17] Y. Han, J. Chen, and J. Liang, "Summary of HV power ICs protecting circuit design," in *Proc. 6th Int. Conf. Solid-State Integr. Circuit Technol.*, 2001, pp. 135–138.
- [18] N. Suzuki, H. Yamaguchi, and S. Shiraki, "Break-through of the trade-off between on-resistance and ESD endurance in LDMOS," in *Proc. 17th Int. Symp. Power Semicond. Devices ICs*, 2005, pp. 179–182.
- [19] A. J. Walker, S. T. Ward, and H. Puchner, "Novel robust high voltage ESD clamps for LDMOS protection," in *Proc. IEEE Int. Rel. Phys. Symp.*, 2007, pp. 596–597.
- [20] S.-Y. Liu, W.-F. Sun, H.-W. Pan, H. Wang, and Q.-S. Qian, "A novel latch-up free SCR-LDMOS for power-rail ESD clamp in half-bridge driver IC," in *Proc. IEEE 11th Int. Conf. Solid-State Integr. Circuit Technol. (ICSICT)*, 2012, pp. 1–3.
- [21] Y.-C. Huang, C.-T. Dai, and M.-D. Ker, "Self-protected LDMOS output device with embedded SCR to improve ESD robustness in 0.25-µm 60-V BCD process," in *Proc. IEEE Int. Symp. Next Gener. Electron. (ISNE)*, 2013, pp. 116–119.
- [22] Y. Wang, G. Lu, L. Zhang, J. Cao, S. Jia, and X. Zhang, "Comprehensive study and corresponding improvements on the ESD robustness of different nLDMOS devices," in *Proc. IEEE* 21st Int. Symp. Phys. Failure Anal. Integr. Circuits (IPFA), 2014, pp. 304–307.
- [23] A. Appaswamy, F. Farbiz, and A. Salman, "Novel area-efficient techniques for improving ESD performance of Drain extended transistors," in *Proc. IEEE Int. Rel. Phys. Symp.*, 2014, pp. 4C.1.1–4C.1.7.
- [24] C.-H. Wu, J.-H. Lee, and C.-H. Lien, "A new low-voltage triggering SCR for the protection of a double RESURF HV-LDMOS," *IEEE Electron Device Lett.*, vol. 37, no. 9, pp. 1201–1203, Sep. 2016.
- [25] W. Sun *et al.*, "Layout arrangement concern for lateral DMOS with large geometric array used as output device," *IEEE Trans. Device Mater. Rel.*, vol. 17, no. 2, pp. 450–457, Jun. 2017.
- [26] J.-H. Lee, M. Prabhu, and M. I. Natarajan, "Engineering ESD robust LDMOS SCR devices in FinFET technology," *IEEE Electron Device Lett.*, vol. 39, no. 7, pp. 1011–1013, Jul. 2018.
- [27] M. Wu *et al.*, "A radiation-hardened dual-direction SCR based on LDMOS for ESD protection in the extreme radiation environment," *IEEE Trans. Nucl. Sci.*, vol. 67, no. 4, pp. 708–715, Apr. 2020.
- [28] V.A. Vashchenko *et al.*, "Improving the ESD self-protection capability of integrated power NLDMOS arrays," in *Proc. 32nd Electr. Overstress Electrostatic Discharge Symp. (EOS/ESD)*, 2010, pp. 1–8.
- [29] S. G. Nassif-Khalil and C. A. T. Salama, "Super-junction LDMOST on a silicon-on-sapphire substrate," *IEEE Trans. Electron Devices*, vol. 50, no. 5, pp. 1385–1391, May 2003.
- [30] I.-Y. Park and C. A. T. Salama, "Super junction LDMOS transistors— Implementing super junction LDMOS transistors to overcome substrate depletion effects," *IEEE Circuits Devices Mag.*, vol. 22, no. 6, pp. 10–15, Nov./Dec. 2006.
- [31] P. N. Kondekar, "Analytical modeling and simulation studies of high voltage super-junction drift layer for power MOSFET," in *Proc. Int. Conf. Microelectron. (ICM)*, 2010, pp. 495–498.
- [32] B. Liang, F.-S. Yang, Z. Ding, and X.-H. Fu, "Simulation and analysis of the breakdown mechanism and characteristics of super junction structure," in *Proc. Int. Conf. Electron. Commun. Control (ICECC)*, 2011, pp. 467–470.
- [33] W. Wu, B. Zhang, J. Fang, and Z. Li, "High voltage SJ-LDMOS with charge-balanced pillar and N- buffer layer," in *Proc. IEEE 11th Int. Conf. Solid-State Integr. Circuit Technol. (ICSICT)*, 2012, pp. 1–3.
- [34] S. K. Panigrahi, M. S. Baghini, U. Gogineni, and F. Iravani, "120 V super junction LDMOS transistor," in *Proc. IEEE Int. Conf. Electron Devices Solid-State Circuits (EDSSC)*, 2013, pp. 1–2.
- [35] B. Duan, Z. Cao, X. Yuan, S. Yuan, and Y. Yang, "New superjunction LDMOS breaking silicon limit by electric field modulation of buffered step doping," *IEEE Electron Device Lett.*, vol. 36, no. 1, pp. 47–49, Jan. 2015.

- [36] J.-Y. Tsai and H.-H. Hu, "New super-junction LDMOS based on poly-Si thin-film transistors," *IEEE J. Electron Devices Soc.*, vol. 4, no. 6, pp. 430–435, Nov. 2016.
- [37] W. Chen, L. He, Z. Han, and Y. Huang, "The simulation study of the SOI trench LDMOS with lateral super junction," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 708–713, May 2018.
- [38] B. Duan, M. Li, Z. Dong, Y. Wang, and Y. Yang, "New super-junction LDMOS breaking silicon limit by multi-ring assisted depletion substrate," *IEEE Trans. Electron Devices*, vol. 66, no. 11, pp. 4836–4841, Nov. 2019.
- [39] K.-S. Im *et al.*, "Novel ESD strategy for high voltage non-volatile programming pin application," *Microelectron. Rel.*, vol. 46, no. 9, pp. 1664–1668, 2006.
- [40] J.-H. Lee *et al.*, "Novel ESD protection structure with embedded SCR LDMOS for smart power technology," in *Proc. 40th IEEE Int. Rel. Phys. Symp. (IRPS)*, 2002, pp. 156–161.
- [41] W.-Y. Chen and M.-D. Ker, "Improving safe operating area of nLD-MOS array with embedded silicon controlled rectifier for ESD protection in a 24-V BCD process," *IEEE Trans. Electron Devices*, vol. 58, no. 9, pp. 2944–2951, Sep. 2011.
- [42] M. Shrivastava and H. Gossner, "A review on the ESD robustness of drain-extended MOS devices," *IEEE Trans. Device Mater. Rel.*, vol. 12, no. 4, pp. 615–625, Dec. 2012.
- [43] Y. Wang, X. Jin, H. Yuan, Q. Jiang, and L. Yang, "Investigation of layout effect on ESD performance of SCR-nLDMOS devices," in *Proc. 12th IEEE Int. Conf. Solid-State Integr. Circuit Technol.* (ICSICT), 2014, pp. 1–3.
- [44] H. Liang, X. Gu, S. Dong, and J. Liou, "RC-Imbedded LDMOS-SCR with high holding current for high-voltage I/O ESD protection," *IEEE Trans. Device Mater. Rel.*, vol. 15, no. 4, pp. 495–499, Dec. 2015.
- [45] J.Guan, Y. Wang, S. Hao, Y. Zheng, and X. Jin, "A novel high holding voltage dual-direction SCR with embedded structure for HV ESD protection," *IEEE Electron Device Lett.*, vol. 38, no. 12, pp. 1716–1719, Dec. 2017.
- [46] C.-T. Dai and M.-D. Ker, "Comparison between high-holding-voltage SCR and stacked low-voltage devices for ESD protection in highvoltage applications," *IEEE Trans. Electron Devices*, vol. 65, no. 2, pp. 798–802, Feb. 2018.
- [47] H. Liang *et al.*, "Design of a gate diode triggered SCR for dualdirection high-voltage ESD protection," *IEEE Electron Device Lett.*, vol. 40, no. 2, pp. 163–166, Feb. 2019.



HUNG-WEI CHEN (Member, IEEE) received the B.S. degree from the Department of Electronic Engineering, Feng Chia University in 1982, the M.S. degree in electrical engineering from the University of Missouri–Columbia, Columbia, MO, USA, in 1991, and the Ph.D. degree from the Department of Electronics Engineering, National Chiao Tung University, Hsinchu, Taiwan, in 2002. In 2002, he joined National United University, Taiwan, as an Assistant Professor, and later became an Associate Professor in 2008. His

research interests include analog IC design, power electronics IC design, and development of semiconductor oxide sensors.



SHEN-LI CHEN (Member, IEEE) received the Ph.D. degree from National Tsing-Hua University, Taiwan, in 1992.

He joined the ERSO, ITRI, Taiwan, in 1987, and worked with the Research and Development Department responsible for reliability analysis in submicron circuits. After then, he also acted a Director of the Research and Development Division, AX and CG Electronics Corporation, focused on I/O ESD/Latch-up cells design especially used in HV processes and the DC-DC analog

circuit design. In 2001, he joined the Department of Electronic Engineering, National United University, Taiwan, as an Associate Professor, where he was the Chairman of the Department of Electronic Engineering, in 2003. In 2013, he also was an Adjunct Professor with the Software and Microelectronics School, Peking University, China. Recently, he continued to pursue his research interests in the modeling and characteristic of HV power devices, and high ESD/LU immunity designs in VLSI and power electronics.



HSUN-HSIANG CHEN received the Ph.D. degree from National Tsing-Hua University, Taiwan, in 1998. In 2004, he joined National Changhua University of Education, Taiwan, as an Assistant Professor. His current research interests include the design and analysis of microwave and millimeterwave circuits, analog circuits, and electrostatic discharge protection circuits.



YU-TING HUANG received the master's degree from the Department of Electronic Engineering, National United University, Taiwan, in July 2015. She is currently pursuing the Ph.D. degree with the Institute of Electronics, National Chiao Tung University, Taiwan. She joined the AIP Technology Corporation, Taiwan, in 2017, and worked with the Research and Development Department responsible for ESD protection design service, and the establishment of ESD design rule and guideline in cooperation with foundries.