Received 12 March 2020; revised 14 May 2020; accepted 25 May 2020. Date of publication 3 June 2020; date of current version 18 June 2020. The review of this article was arranged by Editor M. Liu.

Digital Object Identifier 10.1109/JEDS.2020.2999616

Germanium Twin-Transistor Nonvolatile Memory With FinFET Structure

SIAO-CHENG YAN¹, CHONG-JHE SUN¹, MENG-JU TSAI[®]¹ (Student Member, IEEE), LUN-CHUN CHEN^{1,2}, MU-SHIH YEH³ (Member, IEEE), CHIEN-CHANG LI¹, YAO-JEN LEE⁴, AND YUNG-CHUN WU[®]¹ (Member, IEEE)

Department of Engineering and System Science, National Tsing Hua University, Hsinchu 30013, Taiwan
Business Group I, eMemory Technology Inc., Hsinchu 30265, Taiwan
System Development Center, National Chung-Shan Institute of Science and Technology, Taoyuan 325, Taiwan

4 Taiwan Semiconductor Research Institute, National Applied Research Laboratories, Hsinchu 300, Taiwan

CORRESPONDING AUTHOR: Y.-C. WU (e-mail: ycwu@ess.nthu.edu.tw)

This work was supported in part by Ministry of Science and Technology, Taiwan, under contract MOST 108-2221-E-007-003, and in part by Taiwan Semiconductor Research Institute, Taiwan.

ABSTRACT Germanium is a promising alternative material for use in advanced technology nodes because it exhibits symmetrical mobility of holes and electrons. Embedded nonvolatile memory (NVM) is essential in electronic devices with integrated circuit (IC) technology, including future Ge-based technology. In this paper, we demonstrate Ge twin-transistor NVM with a fin field-effect transistor (FinFET) structure. This Ge twin-transistor NVM exhibits high programming and erasing speeds and satisfactory reliability. Moreover, the masks and fabrication process of this Ge twin-transistor NVM are identical to those of Ge-channel FinFETs. Thus, Ge twin-transistor NVM is a promising candidate for embedded NVM applications in future high-performance Ge complementary metal–oxide–semiconductor technology (CMOS).

INDEX TERMS Germanium, non-volatile memory, FinFET, embedded memory.

I. INTRODUCTION

In conventional planar CMOS technology, short-channel effects (SCEs) cannot easily be suppressed. As per Moore's law, FinFET was proposed and was mass produced below the 16-nm technology node. The whole channel is close to the gate electrode in a FinFET. Therefore, the FinFET structure enhances gate controllability because of the absence of leakage paths in the channel [1]–[3]. In NVM applications, the FinFET structure enhances the electric field in tunneling oxide. Accordingly, the FinFET structure improves the program/erase (P/E) efficiency of NVM because of the corner effect [4]. Ge is a promising alternative channel material that can be used for improving transistor performance because Ge exhibits high, symmetric carrier mobility for holes and electrons. In addition, p-type and n-type Ge FinFETs with improved channel surface roughness have been successfully used in the past few years [5]-[8]. Most mass storage flash memory devices such as solid-state drives (SSD) are based on the NAND array architecture. The bit cells are series-connected in the NAND array architecture for NVM

applications. Thus, high-series resistances in NAND arrays result in low read currents. High-mobility Ge-channel NVM can be used to enhance the read current for NAND array architecture.

Information can be sustained in NVM even without a power supply. IC chips require embedded NVM to store basic information, such as program codes and identification codes. Embedded NVM can be fabricated with few or no additional masks. Therefore, embedded NVM is an essential element in current IC technology. NVM using a Si-channel twin-transistor structure was proposed for embedded NVM applications [8]-[9]: NVM with a similar structure has been mass produced in many Si-based platforms. According to the relevant literature, Ge-based conventional planar NVM with a thermal SiO2-Si3N4-SiO2 gate dielectric stack exhibits excellent P/E performance and reliability [10]–[11]. This paper presents Ge-channel twin-transistor NVM with a FinFET structure (Ge Twin NVM). The fabrication process of this Ge twin NVM is identical to that of a Ge-channel FinFET. The Ge-channel



FIGURE 1. (a) Schematic top view of the Ge Twin NVM with one fin, and (b) process flow of the Ge Twin NVM.

device has a limited thermal budget [12]. This Ge Twin NVM does not require the deposition of multiple gate dielectric layers. Thus, the transistor characteristics of this Ge Twin NVM are superior to those of other Ge-channel NVM in the literature [10]–[11], and in this Ge Twin NVM, more thermal budget is preserved for the remaining IC chip fabrication processes.

II. DEVICE FABRICATION

The key fabrication steps of the Ge twin-transistor NVM are summarized in Fig. 1 and Fig. 2. Fig. 1(b) displays the structure and process flow of the Ge Twin NVM. An 80-nm epitaxial Ge layer was grown on an SOI wafer through remote plasma chemical vapor deposition. In-situ post annealing was performed at 825°C for 5 min to reduce lattice-mismatch-induced dislocations in the Ge layer. Two transistors are present in the Ge Twin NVM shown in Fig. 1(a), namely T1 and T2. The active regions of T1 and T2 were patterned using electron beam (e-beam) direct writing and transferred through transmission coupled plasma (TCP) etching.

After hydrofluoric acid chemical cleaning, O₃ treatment generated GeO₂ to improve channel surface roughness and the Al₂O₃ layer was grown by atomic layer deposition (ALD) to reduce the interface defect density (Dit). A 10-nm-thick Al₂O₃ was deposited in the ALD chamber as the tunneling oxide and the blocking oxide. Subsequently, a 110-nm amorphous-Si (a-Si) layer was deposited through highdensity plasma chemical vapor deposition as a floating gate. After the gate deposition, the gate regions were patterned by e-beam direct writing and TCP etching [13]-[15]. The active layer was implanted using boron ions to form a ptype device $(1 \times 10^{15} \text{ cm}^{-2} \text{ at } 10 \text{keV})$, then activated by a microwave annealing (MWA) at 2.75p for 100 secs [16]. A 200-nm-thick SiO₂ passivation layer was deposited by low-pressure chemical vapor deposition (LPCVD) as a passivation layer, and metal contacts were patterned through e-beam direct writing and transferred through TCP etching. Finally, Al-Si-Cu metallization was performed to a thickness of 300 nm.

III. RESULTS AND DISCUSSION

Fig. 3 illustrates the top view of the Ge Twin NVM which is composed of T1 and T2. The gate electrodes of T1 and T2 are



FIGURE 2. Process flowcharts for fabrication of the Ge twin-transistor NVM.



FIGURE 3. Top-view SEM image of the Ge Twin NVM with (a) one fin and (b) ten fins. (c) The TEM image of the cross-section of the Ge Twin NVM.

connected as a floating gate for charge storage. The source and the drain of T2 are connected and used as a control gate to control the channel of T1. The charges can be stored in the floating gate of T1 and T2, and the stored charges can affect the threshold voltage of T1. The electrons in the channel of T1 or in the floating gate can tunnel through the gate oxide of T1 using the Fowerler–Nordheim (FN) method in the P/E operations. The gate voltage is biased at the source/drain of T2 for both read and P/E operations. The gate length and the gate width of T2 are 2 and 6 μ m, respectively. T1 is



FIGURE 4. $I_D - V_G$ transfer characteristic of the fresh Ge Twin NVM with one fin at $V_D = -1$ V and -0.6 V. The programming bias is $V_G = 17$ V, $V_D = V_S = 0$ V for 0.1s from the fresh state to the programmed state (PGM). Open circle curve shows the gate current at $V_D = -1$ V after programming (PGM).

a FinFET which has one fin with a width = 40 nm, as shown in Fig. 3(a). A Ge Twin NVM with ten fins (ten-fin device) was fabricated for comparison in Fig. 3(b). Fig. 3(c) is the transmission electron microscopy (TEM) image of the fin of T1. The fin height of the Ge Twin NVM is 80 nm, as shown in Fig. 3 (c). The gate electrodes of T1 and T2 were connected to form the floating gate, and, thus, the total charges of T1 and T2 are identical in the channel. However, the gate area of T1 was smaller than that of T2. Therefore, the charge density of T1 was higher than that of T2. More charge density can generate more electric flux density in the gate oxide of T1, and the electric field of T1 was higher than that of T2 in the gate oxide. Accordingly, the carrier exchange between the floating gate and the channel was in T1 in the P/E operations.

Fig. 4 illustrates the $I_D - V_G$, $I_G - V_G$ curve and the programming characteristics of the Ge Twin NVM with one fin (one-fin device). The programming mechanism involves FN tunneling method at $V_G = 17$ V, $V_D = V_S = 0$ V for 0.1 s. The gate bias was supplied from the S/D of T2 in the read operation. Thus, the effective gate oxide thickness was 20 nm in the read operation. The read bias in Fig. 4 is $V_D = -0.6$ V and -1V with $V_S = 0$ V, and the subthreshold slope is 291 mV/dec. The off current of the Ge Twin NVM is sensitive to the gate bias. Gate-induced barrier lowering (GIDL) is an intrinsic drawback of Ge-channel because of the narrow bandgap of Ge. The gate leakage of the one fin device is very small to ignore and it shows although the electric field in programming state is high, the Al₂O₃ layer is still not breakdown. The Ge-channel FET has high potential for low-voltage applications because of the high both electron and hole mobility. However, the Ge-channel FET also is required to operate at low voltage to suppress the GIDL leakage current.

The P/E characteristics of the one fin device using FN method are plotted in Fig. 5(a). The start point for the



FIGURE 5. (a) FN programming and FN erasing characteristics of the Ge Twin NVMs with one fin. (b) Programming speeds of the one-fin and the ten-fin devices.

programming speed was at $V_{TH} = -5.4$ V, and the start point for the erasing speed was at $V_{TH} = 7.5$ V. The V_{TH} shifts (ΔV_{TH}) for programming operations were more than 4 V in 1ms. This high P/E efficiency occurred because the corner region in the gate oxide had a high electric field to enhance the FN tunneling current in a FinFET [4]. Furthermore, the 10-nm-thick Al₂O₃ can avoid electron leakage from a-Si charge trapping layer and maintain good retention and endurance. Thus, the Al₂O₃ film is thick, the P/E performance are satisfied. Fig. 5(b) displays the programming speeds of the one-fin device and the ten-fin device. The maximum ΔV_{TH} for one fin and ten fins device are 8V and 12V, respectively. Although there has trap of the GeO₂/Al₂O₃ interface, the D_{it} and hysteresis can be ignored under such high ΔV_{TH} . The coupling ratio from the control gate of the one-fin device is higher than that of the ten-fin device. Therefore, the electric field in the T1 gate oxide of the one-fin device was higher than that of the ten-fin device. As the result, the programming speed of the one-fin device was markedly faster than that of the ten-fin device in the FN tunneling operation.

Fig. 6(a) depicts the endurance characteristics of the onefin and the ten-fin devices using the FN programming and the FN erasing methods. In this study, the best programming



FIGURE 6. (a) Programming/erasing cycling characteristics of the one-fin and the ten-fin devices. (b) Retention characteristics of one-fin device at 85°C.

condition after 1000 P/E cycles of the one-fin device was $V_{G} = 15 V, V_{D} = V_{S} = 0 V$ for 10ms, and the erasing condition was $V_G = -17$ V, $V_D = V_S = 0$ V for 10ms. The best programming condition of the ten-fin device was $V_G = 17$ V, $V_D = V_S = 0$ V for 10ms, and the erasing condition was $V_G = -20$ V, $V_D = V_S = 0$ V for 10ms. The V_{TH} of the one-fin device and ten-fin device were -3.1V and -1.5V, respectively, in the erased state. After 1000 P/E cycles, the memory window of the one-fin device sustained 3.65V, which is satisfactory for consumergrade applications. The ten-fin device requires high bias for P/E operations. More deep-trap sites in the gate oxide were generated because of the high electric field in the P/E operations. Removal of the charges in the deep-trap sits is difficult. Thus, the ten-fin device exhibited degraded erasing efficiency after 1000 P/E cycles for the ten-fin device. Fig. 6(b) illustrates the retention characteristics of the one-fin device at 85°C using the FN P/E methods. The programming condition was $V_G = 15$ V, $V_D = V_S = 0$ V for 10ms, and the erasing condition was $V_G = -18$ V, $V_D = V_S = 0$ V for 10ms. The charges of the one-fin device were stored in the floating gate after the programming operation. The charges escaped from the floating gate with time. The barrier height of electrons

and holes were 2.66 and 3.17 eV in the floating gate [17], and the energy barrier was sufficient high to sustain the charges in the floating gate. The memory window sustained 1V after 10 years at high temperature. The read current ratio of the programmed and the erased states are over three orders after ten years. The ALD Al_2O_3 gate oxide in this Ge Twin NVM has higher defect density than the thermal SiO₂ tunneling oxide in a conventional NVM [18]. However, the dielectric constant of an Al_2O_3 layer is much higher than that of a thermal SiO₂ layer. Therefore, the thicker Al_2O_3 gate oxide can be used in the Ge Twin NVM to further improve endurance and retention characteristics.

IV. CONCLUSION

This study investigated the feasibility of Ge Twin NVM in embedded NVM applications for use in future highperformance Ge CMOS technology. Ge Twin NVM exhibits good transistor characteristics and high P/E efficiency for memory applications [19]–[20]. For Ge Twin NVM, the number of P/E cycles can reach 1000, and the data retention exceeds 10 years. Moreover, the masks and fabrication processes for Ge Twin NVM are identical to those for Ge CMOS technology.

REFERENCES

- B. S. Doyle *et al.*, "High performance fully-depleted tri-gate CMOS transistors," *IEEE Electron Devices Lett.*, vol. 24, no. 4, pp. 263–265, Apr. 2003, doi: 10.1109/LED.2003.810888.
- [2] C. Auth *et al.*, "A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors," in *Symp. VLSI Technol. Tech. Dig.*, 2012, pp. 131–132, doi: 10.1109/VLSIT.2012.6242496.
- [3] Y.-C. Wu *et al.*, "High performance and high reliability polysilicon thin-film transistors with multiple nano-wire channels," in *IEEE Int. Electron Devices Meeting (IEDM) Tech. Dig.*, 2004, pp. 777–780, doi: 10.1109/IEDM.2004.1419289.
- [4] S.-C. Chen *et al.*, "Nonvolatile Si/SiO₂ /SiN/SiO₂ /Si type polycrystalline silicon thin-film-transistor memory with nanowire channels for improvement of erasing characteristics," *Appl. Phys. Lett.*, vol. 91, no. 19, Sep. 2007, Art. no. 193103, doi: 10.1063/1.2798600.
- [5] J. Feng, R. Woo, S. Chen, Y. Liu, P. B. Griffin, and J. D. Plummer, "P-channel germanium FinFET based on rapid melt growth," *IEEE Electron Device Lett.*, vol. 28, no. 7, pp. 637–639, Jul. 2007, doi: 10.1109/LED.2007.899329.
- [6] B. Liu *et al.*, "High-performance germanium Ω-gate MuGFET with Schottky-barrier nickel germanide source/drain and low-temperature disilane-passivated gate stack," *IEEE Electron Device Lett.*, vol. 33, no. 10, pp. 1336–1338, Oct. 2012, doi: 10.1109/LED.2012.2207368.
- [7] M.-S. Yeh *et al.*, "Ge FinFET CMOS inverters with improved channel surface roughness by using in-situ ALD digital O₃ treatment," in *Proc. IEEE 2nd Electron Devices Technol. Manuf. Conf. (EDTM)*, Nov. 2018, pp. 1227–1232, doi: 10.1109/EDTM.2018.8421457.
- [8] N. D. Young, G. Harkin, R. M. Bunn, D. J. McCulloch, and I. D. French, "The fabrication and characterization of EEPROM arrays on glass using a low-temperature poly-Si TFT process," *IEEE Trans. Electron Devices*, vol. 43, no. 11, pp. 1930–1936, Nov. 1996, doi: 10.1109/16.543029.
- [9] J.-W. Lee, N.-I. Lee, H.-J. Chung, and C.-H. Han, "Improved stability of polysilicon thin-film transistors under self-heating and high endurance EEPROM cells for systems-on-panel," in *Int. Electron Devices Meeting (IEDM) Tech. Dig.*, 1998, pp. 265–268, doi: 10.1109/IEDM.1998.746351.
- [10] Y.-H. Wuz, J.-R. Wu, M.-L. Wu, L.-L. Chen, and C.-C. Lin, "Ge-based nonvolatile memory formed on Si substrate with Ge-stabilized tetragonal ZrO2 as charge trapping layer," *J. Electrochem. Soc.*, vol. 158, no. 4, p. H410, Oct. 2011, doi: 10.1149/1.3547717.

- [11] Z.-H. Ye, K.-S. Chang-Liao, L.-J. Liu, J.-W. Cheng, and H.-K. Fang, "Enhanced programming and erasing speeds of charge-trapping flash memory device with Ge channel," *IEEE Electron Device Lett.*, vol. 36, no. 12, pp. 1314–1317, Dec. 2015, doi: 10.1109/LED.2015.2495344.
- [12] J.-H. Park, D. Kuzum, W.-S. Jung, and K. C. Saraswat, "N-channel germanium MOSFET fabricated below 360° C by cobalt-induced dopant activation for monolithic three-dimensional-ICs," *IEEE Electron Device Lett.*, vol. 32, no. 3, pp. 234–236, Mar. 2011, doi: 10.1109/LED.2010.2095827.
- [13] Q. Xie *et al.*, "Germanium surface passivation and atomic layer deposition of high-k dielectrics—A tutorial review on Ge-based MOS capacitors," *Semicond. Sci. Technol.*, vol. 27, no. 7, Jun. 2012, Art. no. 074012, doi: 10.1088/0268-1242/27/7/074012.
- [14] M. Botzakaki *et al.*, "Interfacial properties of ALD-deposited Al₂O₃/p-type germanium MOS structures: Influence of oxidized Ge interfacial layer dependent on Al₂O₃ thickness," *ECS Solid State Lett.*, vol. 1, no. 2, p. 32, Jul. 2012, doi: 10.1149/2.015202ssl.
- [15] E. Shigesawa et al., "Study on Al₂O₃/Ge interface formed by ALD directly on epitaxial Ge," Semicond. Sci. Technol., vol. 33, no. 12, Nov. 2018, Art. no. 124020, doi: 10.1088/1361-6641/aaec51.

- [16] Y.-J. Lee *et al.*, "Dopant activation in single-crystalline germanium by low-temperature microwave annealing," *IEEE Electron Device Lett.*, vol. 32, no. 2, pp. 194–196, Feb. 2011, doi: 10.1109/LED.2010.2090937.
- [17] M. K. Hudait, "Structural and band alignment properties of Al₂O₃ on epitaxial Ge grown on (100), (110), and (111)A GaAs substrates by molecular beam epitaxy," *J. Appl. Phys.*, vol. 113, no. 13, Apr. 2013, Art. no. 134311, doi: 10.1063/1.4799367.
- [18] R. Degraeve *et al.*, "Trap spectroscopy by charge injection and sensing (TSCIS): A quantitative electrical technique for studying defects in dielectric stacks," in *IEEE Int. Electron Devices Meeting (IEDM) Tech. Dig.*, 2008, pp. 775–778, doi: 10.1109/IEDM.2008.4796812.
- [19] L. Milani, F. Torricelli, Z. and M. Kovács-Vajna, "Single-poly-EEPROM cell in standard CMOS process for medium-density applications," *IEEE Trans. Electron Devices*, vol. 62, no. 10, pp. 3237–3243, Oct. 2015, doi: 10.1109/TED.2015.2461660.
- [20] J. E. Brewer and M. Gill, Nonvolatile Memory Technologies With Emphasis on Flash, NJ, USA: IEEE Press, 2008, ch. 13, p. 623.