Received 28 November 2019; revised 11 February 2020; accepted 4 March 2020. Date of publication 18 March 2020; date of current version 13 April 2020. The review of this article was arranged by Editor J. Kumar.

Digital Object Identifier 10.1109/JEDS.2020.2981627

Traps Around Ge Schottky Junction Interface: Quantitative Characterization and Impact on the Electrical Properties of Ge MOS Devices

JUNKANG L[I](https://orcid.org/0000-0003-3812-3842) , ZHUO CHE[N](https://orcid.org/0000-0002-7407-8885) , YIMING Q[U](https://orcid.org/0000-0002-9255-1875) , AND RUI ZHAN[G](https://orcid.org/0000-0002-5433-7616) (Member, IEEE)

College of Information Science and Electronic Engineering, Zhejiang University, Hangzhou 310027, China

CORRESPONDING AUTHOR: R. ZHANG (e-mail: ruizhang@zju.edu.cn)

This work was supported in part by the NSFC-Zhejiang Joint Fund for the Integration of Industrialization Informatization under Grant U1609213, in part by the National Science and Technology Major Project of the Ministry of Science and Technology of China under Grant 2017ZX02315001-007, and in part by the Zhejiang Provincial Natural Science Foundation of China under Grant LR18F040001.

ABSTRACT This paper proposes and develops a new technique based on low temperature conductance method to quantitatively evaluate the trap densities around NiGe/Ge Schottky junction interface and their time constants. It is found that the Schottky barrier height (SBH) in the NiGe/Ge junction is related with these junction traps. Additionally, the traps around junction interface could strongly affect the electrical properties of Ge MOSFETs, especially the OFF-state currents.

INDEX TERMS Germanium, Schottky junction, traps around junction interface, low temperature conductance method.

I. INTRODUCTION

Ge has been attracting a lot of interests as the channel material for future CMOS technology, owing to its high bulk mobility [\[1\]](#page-6-0). Much attentions have been focused on the research of the Ge MOS interface and its impact on device performance [\[2\]](#page-6-1)–[\[6\]](#page-6-2). However, the problem for Ge junctions is still lack of mechanism study. In general, the electrical properties of both conventional p-n junctions and Schottky junctions are susceptible to the degradation of junction interface quality. It is mainly due to the existence of impurity energy levels induced by the traps around junction interface, which gives rise to the birth of generation-recombination (G-R) centers [\[7\]](#page-6-3). The generation current via G-R centers could cause a deviation of the junction electrical property from the ideal when the junction is reversely biased. This component of junction leakage currents is strongly dependent on the electric field intensity. It may deteriorate the OFF-state performance of short-channel devices, because the high electric fields can be expected in short-channel devices, owing to the high substrate-doping levels typically used to control the short channel effects (SCE) [\[8\]](#page-6-4). Nevertheless, the generation current in the depletion region is less dominant for Ge junctions, especially for the Ge junctions with

deep-level G-R centers [\[7\]](#page-6-3), [\[9\]](#page-6-5), [\[10\]](#page-6-6). The currents derived from the transition of electrons from the valence to the conduction band through these deep-level G-R centers, which is called trap assisted tunneling (TAT) current, become more important in the source and drain (S/D) junctions of Ge devices [\[9\]](#page-6-5), [\[10\]](#page-6-6). These TAT currents are introduced by traps around junction interface, and strongly electric field dependent. Therefore, this component current would be especially remarkable in the Ge junctions due to the small bandgap (*Eg*) of Ge. As shown in Fig. [1,](#page-1-0) these junction traps induced TAT current is an important part of the gate induced drain leakage (GIDL) in the Ge MOSFET, which could result in the severe degradation for the OFF-state behaviors with downscaling the equivalent oxide thickness (EOT) [\[11\]](#page-6-7), [\[12\]](#page-6-8). On the other hand, in Ge TFETs, the TAT currents would also significantly deteriorate the subthreshold characteristics by shielding the band-to-band tunneling (BTBT) currents [\[13\]](#page-6-9). These raised concerns may counteract the advantages of Ge in the application of device fabrication.

In order to overcome these limitations in Ge devices, the properties of traps around junction interface and their impacts on device performance should be investigated elaborately. It is well known that the formation of the highly doped Ge S/D

FIGURE 1. The schematic diagram of traps around Ge junction interface and their impacts on device performance.

junctions by using the traditional ion implantation technique is difficult, attributable to the low solubility and large diffusion coefficient of dopants in Ge [\[14\]](#page-6-10), [\[15\]](#page-6-11). Alternatively, the metal/Ge Schottky junctions have been proposed for the fabrication of Ge MOSFETs due to the advantages of atomically sharp interface and extremely low resistance reported in the previous studies [\[16\]](#page-6-12), [\[17\]](#page-6-13). Although the Ge Schottky junction is immune to the implantation damage induced junction traps, the metal induced gap states (MIGSs) are common around the metal/Ge interface. These MIGSs, which can be considered as traps around junction interface, could not only control the Schottky barrier height (SBH) but also introduce the TAT currents [\[18\]](#page-6-14). According to the research results by [\[19\]](#page-6-15), [\[20\]](#page-6-16), the strong Fermi level pinning (FLP) derived from MIGSs is always close to the valance band edge of Ge and blocks the formation of Ge Schottky junctions with large SBHs for both electron and hole. Therefore, the comprehensive understanding of these junction traps, especially in the Ge Schottky junction, is of great importance.

Several characterization techniques have been proposed for the quantitative estimation of traps around the metal/semiconductor interface [\[20\]](#page-6-16)–[\[24\]](#page-6-17). Cowley and Sze [\[21\]](#page-6-18) and Nishimura *et al.* [\[20\]](#page-6-16) calculated the junction interface traps by using the relationship between SBH and metal work function when various kinds of metals are deposited on the semiconductor substrate. This method can only give the trap density information around the position of Fermi level pinning at junction interface. Considering the energy distribution, the C-V technique has been used to measure the density distribution of interface traps [\[22\]](#page-6-19)–[\[24\]](#page-6-17). The difference of capacitive responses between low and high frequencies can be used to extract the Schottky junction interface trap density. However, this measurement technique may mislead the result by imperfect back-contacts and minority-carrier injection [\[18\]](#page-6-14), [\[25\]](#page-6-20). To take the issue into account, this paper proposes and develops a new technique based on conventional low temperature conductance method to quantitatively evaluate the energy distribution of trap densities around the NiGe/Ge Schottky junction interface (D_t) and their time constants (τ). It can effectively avoid the influence from the minority carrier effect, because the measurement is always performed when the junction is in depletion and there is no minority carriers from the bulk semiconductor in this situation [\[26\]](#page-6-21). Through the characterizations of D_t distribution and the fast I-V measurements, it is confirmed that the SBHs in the NiGe/Ge junctions are related with D_t , and both D_t and τ strongly affect the

This paper is organized as follows: after a description of the fabrication process and the characterization technique for traps around Schottky junction interface in Section II, the detailed procedure is given by extracting the D_t and τ distribution of a NiGe/n-Ge junction in Section III-A. The validity of this technique is demonstrated by the impacts of D_t and τ on the performance of Ge MOSFETs with different NiGe S/D junctions in Sections III-B and III-C, respectively. Finally, conclusions are given in Section IV.

II. EXPERIMENTS AND MEASUREMENTS

OFF-state characteristics of Ge MOSFETs.

A. JUNCTION AND DEVICE FABRICATION

After RCA cleaning of the n-Ge substrate ($N_D = \sim 7 \times$ 10^{14} cm⁻³), active area was patterned and evaporated nickel (∼30 nm) was deposited. The NiGe/n-Ge Schottky junction was subsequently formed by annealing at 400◦ C in the *N*² atmosphere for 5 min. This junction is selected as the control sample to expound the D_t and τ extraction technique proposed in this study. Another three sets of NiGe/n-Ge Schottky junctions and their corresponding Ge MOSFETs with NiGe S/D are utilized to demonstrate the validity of this characterization technique. Similar junction process was performed, except the annealing condition. The rapid thermal annealing (RTA) of 200, 300 and 400 \degree C in the N_2 atmosphere for 1 min were used for the fabrication of three different junctions, respectively. These junctions featuring different leakage currents are used to investigate the relationship between D_t and SBHs. Ge pMOSFETs with these S/D junctions were also achieved by gate-first process. Following pre-cleaning of Ge wafer and definition of active area, the Al₂O₃ (5 nm)/GeO_x (∼1 nm) gate stack was deposited by atomic layer deposition (ALD) and in-situ ozone post oxidation (OPO) at 300◦ C [\[2\]](#page-6-1). The metallic NiGe S/D were formed by the same annealing conditions mentioned above. These Ge pMOSFETs with metallic NiGe S/D are for the feasibility demonstration of this characterization technique.

B. MEASUREMENT SETUP AND PRINCIPLE

Figure $2(a)$ shows the measurement setup of this characterization technique for traps around junction interface. The Schottky junction is reversely biased with the voltage of *Vr* at low temperature. A series of sine waves with different frequencies ranging from 1 kHz to 1 MHz and the same amplitude of 20 mV were added on the V_r . Finally, the functions of depletion capacitance (C_d) and parallel conductance (G_p) in the NiGe/n-Ge junction as the changing frequencies

FIGURE 2. (a) Measurement configuration for the characterization of traps around metal/n-Ge Schottky junction interface; (b) band diagram of the metal/n-Ge Schottky junction and the corresponding equivalent circuit with single energy level traps.

could be measured at a certain voltage, which are used for the quantitative extraction of D_t and τ . Typically, the measured D_t should include the traps within depletion region, including interface and near-interface traps, according to the conductance method's principle. However, due to the direct contact of semiconductor with metal, most interface trap response may be screened by electrons from the metal. Therefore, near-interface traps will be dominant in the measurement result.

Figure [2\(](#page-2-0)b) presents the detailed measurement principle, which are similar with the traditional conductance method for extraction of MOS interface traps [\[26\]](#page-6-21), [\[27\]](#page-6-22). This schematic diagram shows the band diagram of a reversely biased NiGe/n-Ge junction and the corresponding equivalent circuit contributed by single-level traps. Here, the traps are marked not exactly at the junction interface in Fig. [2\(](#page-2-0)b), suggesting that near-interface traps are mainly measured. However, compared with that for a MOS capacitor [\[26\]](#page-6-21), there is no oxide capacitance (C_{ox}) but the leakage conductance (G_L) in the equivalent circuit. The G_L is derived from the carrier thermal injection induced junction leakage currents. It may shield the conductance of traps, which is the same as the case for the conductance measurement in the MOS structure with extremely thin EOT [\[26\]](#page-6-21). Fortunately, these junction leakage currents are strongly temperature dependent and could be completely suppressed at low temperature. Therefore, the *GL* can be excluded at low temperature and the equivalent circuit becomes that shown in Fig. $3(a)$. This equivalent circuit is related to the measured admittance from the conductance method [\[26\]](#page-6-21), where C_{tl} is the capacitance for a certain level trap, and G_{nl}^{-1} and G_{pl}^{-1} are the electron and hole capture resistances by traps, and the *l*-value is the index of each trap level. This equivalent circuit is the same with that for a MOS capacitor, which means the low

FIGURE 3. The equivalent circuits of a Schottky junction with single-level traps (a), with a distribution of single-level traps (b), and with the consideration of band bending fluctuation (c).

temperature conductance method is also applicable for the characterization of traps around Schottky junction interface.

Nevertheless, single-level traps are not observed in reality. What is observed are many trap levels so closely spaced in energy over the Ge E_g that they cannot be distinguished in the measurements as separate levels. Consequently, the equivalent circuit of the Schottky junction with a distribution of trap levels can be obtained by parallelly combining branch circuits of single-level traps. After simplifying this parallel circuit by a $Y - \Delta$ transformation, the equivalent circuit in Fig. [3\(](#page-2-1)a) for single-level traps becomes the equivalent circuit in Fig. [3\(](#page-2-1)b) for a distribution of trap levels, where G_{gr} is the G-R conductance caused by the interaction between traps and carriers, and C_{tn} and C_{tp} are G-R capacitances for electron and hole. Here, G_{gr} , C_{tn} and C_{tp} can be all expressed as the function of the trap capacitance (C_t) , τ and the angular frequency (ω), which is similar as the situation for a MOS capacitor and described in detail in [\[26\]](#page-6-21). The $\langle Y_t \rangle$ in Fig. [3\(](#page-2-1)b) represents the total admittance of traps around junction interface. Therefore, the admittance for conductance measurement in the reversely biased Schottky junction can be defined to be

$$
Y_s = j\omega C_p + G_p \tag{1}
$$

with

$$
C_p = C_d + C_t(\omega \tau)^{-1} \tan^{-1}(\omega \tau)
$$
 (2)

$$
\frac{G_p}{\omega} = C_t (2\omega \tau)^{-1} \ln \left[1 + (\omega \tau)^2 \right] \tag{3}
$$

where C_t is equal to qD_t , and ω is proportional to the measurement frequency (*f*). And τ is labeled as τ_n and τ_p for the capture time of electron and hole, respectively. Here,

$$
\tau_n = \frac{1}{c_n N_d} \exp(-v_s) \tag{4}
$$

$$
\tau_p = \frac{1}{c_p N_a} \exp(v_s) \tag{5}
$$

where c_n and c_p are the electron and hole capture probabilities, and N_d and N_a are the donor and acceptor densities, and v_s is the energy band bending at the junction interface.

FIGURE 4. An example of the conductance curve for Schottky junctions for *D^t* **and** *τ* **extraction.**

However, a random distribution of discrete charges at the NiGe/Ge interface makes the situation become complicated and causes a deviation of this model from the ideal. This phenomenon results in the localized charge nonuniformities and the band bending fluctuation over the interfacial plane. It can be treated by considering the Gaussian distribution of band bending fluctuation $(P(v_s))$, as shown in Fig. [3\(](#page-2-1)c). The whole junction area can be divided into patches with different band bending, which are described as parallel branches of C_d and $\langle Y_{it} \rangle$ in the circuit. The symbol, $v_{s,n}$, distinguishes these different patches with each other. Finally, the conductive response of traps around Schottky junction interface becomes

Gp $\frac{1}{\omega}$ = $\int^{+\infty}$ −∞ $C_t (2\omega \tau)^{-1} \ln \left[1 + (\omega \tau)^2 \right] P(\nu_s) d\nu_s$ (6)

with

$$
P(v_s) = (2\pi\sigma_s^2)^{-1/2} \exp\left[-\frac{(v_s - \overline{v_s})^2}{2\sigma_s^2}\right]
$$
 (7)

where σ_s^2 is the variance of band bending, and $\overline{v_s}$ is the mean value of band bending. According to Equations (6) and (7), there are two steps needed to obtain the D_t and τ as a functions of Ge defect energy level by the low temperature conductance method. Step 1 is measuring the junction conductance as functions of frequency and bias voltage and extracting the D_t and τ as a function of bias voltage by fitting with the theoretical model of Equation (6). Step 2 is measuring a *C*−*f* curve as a function of bias voltage to extract the junction interface υ*^s* as a function of bias voltage. Figure [4](#page-3-0) shows a typical curve of G_p/f versus log frequency at the fixed V_r in the step 1 of this procedure. As depicted in this schematic diagram, the peak of G_p/f gives the information of D_t at one trap level, while the corresponding frequency provides the information of τ (τ_n or τ_p). In the step 2, the junction interface v_s is determined by its mathematical relationship with the measured junction capacitance, C_p [\[7\]](#page-6-3), where C_p is approximately equal to C_d when the frequency is high enough. Combining these two steps, the trap properties around Schottky junction interface $(D_t \text{ and } \tau)$ as a function

FIGURE 5. Experimental data and fitting results of the conductance curve taken from a NiGe/Ge Schottky junction at different *Vr* **(a) and different temperatures (b).**

FIGURE 6. (a) Capacitance measurement of the reversely biased Schottky junction at 75 K; (b) The *E-Eⁱ* **distribution as the changing** *V^r* **at different temperatures calculated from the measured** *Cp***.**

of energy within E_g can be quantitatively extracted by using the low temperature conductance method.

III. THE CHARACTERIZATION FOR PROPERTIES OF TRAP AROUND JUNCTION INTERFACE *A. MEASUREMENT RESULTS*

Figures [5\(](#page-3-1)a) and (b) plot the measurement results of G_p/ω as a function of log frequency at different biases and temperatures, respectively, for the control sample. It is found that the *Gp/*ω peaks measured at 75 K exhibit decreased peak values with the increased V_r . Meanwhile, the peak frequency values measured at the V_r of -0.5 V increase with increasing the measurement temperature. These experimental data match very well with the theoretically calculated fitting lines from Equation (6), which is favorable for the extraction of D_t and τ . This phenomenon also indicates the availability of this technique for trap characterization around Schottky junction interface. Figure [6\(](#page-3-2)a) shows a set of C_p -f curves as a function of V_r at 75 K. It is observed that, at low frequency, traps around junction interface immediately change occupancy in response to the ac voltage. Then, from Equation (2), $C_p = C_d + C_{it}$. As the frequency increases, these traps no longer change occupancy immediately in response to the ac voltage, but lag behind. Then C_p decreases with increasing frequency until, at very large values of frequency, trap occupancy changes very little in response to the ac voltage, that is, $C_p = C_d$. According to this principle, the energy level

FIGURE 7. The energy distribution of *D^t* **(a) and** *τ* **(b) in a NiGe/nGe Schottky junction.**

FIGURE 8. The normal electrical properties of the NiGe/n-Ge Schottky junctions formed by different RTA conditions, including *J-V* **curves (a) and SBHs for electron (b).**

distribution at different V_r and temperature can be deduced by the relationship between v_s and C_p at a high frequency, as shown in Fig. $6(b)$. The C_p -f measurement at different temperatures facilitates the energy distribution extension of *E-E_i* from -0.05 to 0.13 eV, due to the variation of E_c and E_v in Ge with the changing temperature. Finally, integrat-ing the measurement results in Figs. [5](#page-3-1) and [6,](#page-3-2) the D_t and τ distribution across E_g in the NiGe/n-Ge Schottky junction were successfully characterized and presented in Figs. [7\(](#page-4-0)a) and (b), respectively. It is found that deeper energy level corresponds to smaller D_t , which is similar with the interface trap distribution for a MOS capacitor. The D_t for the NiGe/n-Ge junction with the electron SBH (e-SBH) of 0.3 eV is \sim 10¹² cm⁻²eV⁻¹. This value is much smaller than that measured around the charge neutral level (CNL) reported in [\[20\]](#page-6-16). It may be because most of junction interface traps, which are screened by direct metal contact, cannot be detected by the conductance method. The τ_n of $\sim 10^{-7}$ s suggests that the carrier transportation in the reversely biased NiGe/n-Ge junction can be free of trapping effect if the measurement speed is up to 10 Mhz, and the junction leakage currents by G-R centers, especially for the TAT component, can be sufficiently suppressed.

B. DEMONSTRATION OF THE VALIDITY FOR DT EXTRACTION

In order to verify the feasibility of this technique, the D_t distributions across Ge *Eg* for junctions with different annealing processes were quantitatively extracted. Figures [8\(](#page-4-1)a)

FIGURE 9. (a) *D^t* **of the NiGe/n-Ge Schottky junctions fabricated by using different RTA temperature; (b) the function of the** *D^t* **at** *E^f* **for different NiGe/n-Ge Schottky junctions as their varying SBHs.**

and (b) present the normal electrical properties of these NiGe/n-Ge junctions. It is found in Fig. [8\(](#page-4-1)a) that the junction formed by RTA at 400◦ C for 1 min exhibits the significantly suppressed junction leakage currents compared with the other junctions, and an ON/OFF ratio of $\sim 10^5$. The e-SBHs of these junctions are evaluated from the reverse bias currents taken at different temperatures, using the Arrhenius plot method [\[28\]](#page-6-23), as shown in Fig. [8\(](#page-4-1)b). Considering the barrier lowering induced SBH reduction, a small voltage $(V_r = -0.5)$ was selected for the extraction of SBHs. Several smaller voltages were also examined to eliminate this error. According to the band alignment between NiGe and Ge [\[29\]](#page-7-0), the ideal contact of NiGe/n-Ge should be a Schottky junction with e-SBH of ∼1 eV. However, the significant linear $ln(J/T^2)$ -(1/T) relationships reveal the e-SBHs of 0.24 and 0.48 eV for the junctions fabricated by 1-min RTA at 200 and 300° C, respectively, attributable to the FLP caused by MIGSs. On the other hand, the junction processed by RTA of 400° ℃ for 1 min shows an e-SBH of 0.59 eV, which is due to the reduced FLP by suppression of MIGSs at this annealing condition. These phenomena indicate that the FLP is expected to be caused by the thermal reaction generated traps around junction interface. To further understand the relationship between these traps and the Schottky junction performance, the D_t distributions of these junctions are measured and shown in Fig. [9\(](#page-4-2)a). It is obvious that the *D_t* of ~ 3 × 10¹² cm⁻²eV⁻¹ is revealed for the junction formed by RTA at 200◦ C for 1 min, which is larger than those of other junctions by nearly one order of magnitude. It can be ascribed to the less crystallization of NiGe grains at low temperature, introducing much more grain and grain boundary traps, and thus the increased D_t [\[30\]](#page-7-1), [\[31\]](#page-7-2). For the junctions fabricated by RTA of 300 and 400 \degree C for 1 min, the D_t , distributed around E_f , is much lower while the electrical properties are better behaved, suggesting that the reduced D_t is responsible for the superior junction performance. This relationship illustrates a great dependence of FLP effect upon the traps around Ge Schottky junction interface. Figure [9\(](#page-4-2)b) summarizes the D_t at E_f of these NiGe/n-Ge Schottky junctions with different SBHs. It is found that a lower D_t at E_f

FIGURE 10. The *I^d* **−** *Vg* **curves of Ge pMOSFETs fabricated with different NiGe S/D junctions.**

contributes a larger SBH, which is coincide with the phenomenon of MIGSs reduction induced FLP alleviation [\[32\]](#page-7-3). This result provides the experimental support for FLP effect in Ge Schottky junction. The accordance with theoretical understanding also reveals the feasibility of low temperature conductance method for the characterization of traps around Schottky junction interface. Here, the D_t in the junctions formed at 300 and 400◦ C are almost the same. It may be because these measured traps are both caused more by the intrinsic property of bulk Ge. The impact of D_t distribution on device performance is also investigated to further demonstrate the validity of this technique. The normal electrical properties, I_d - V_g , of Ge MOSFETs by using the above junctions are presented in Fig. [10.](#page-5-0) It is found that the NiGe S/D junctions with reduced D_t facilitate the suppression of OFFstate currents at $V_d = -50$ mV in Ge MOSFETs, thanks to the enhancement of e-SBH and the alleviation of TAT [\[33\]](#page-7-4), [\[34\]](#page-7-5). Whereas, for the case at $V_d = -500$ mV, the difference of the leakage currents for these three devices becomes smaller. It is because that the BTBT induced GIDL currents begin to dominate in the OFF-state as increasing the voltage from gate to drain [\[33\]](#page-7-4). Therefore, as the downing scaling of the supply voltage (V_{dd}) for the application with low power consumption, the impact of traps around junction interface on the OFF-state performance will become more and more important in Ge MOSFETs [\[35\]](#page-7-6). Here, the boost of ON-state currents in Fig. [10](#page-5-0) can be attributed to the increased e-SBH, since the SBH of hole (h-SBH) is decreased, and thus the contact resistance is lowered when Ge pMOSFET is turn on. And also, the MOS interface quality and the subthreshold swing (SS) behavior are improved by the high temperature annealing of NiGe formation after gate stake formation. This junction trap characterization method could provide a guideline for the future junction formation technique in the Ge devices. However, only a portion of traps around junction interface (near-interface traps mostly) are measured from the conductance method although still indicating some reasonable trends. Comprehensive estimation of junction interface traps should be further investigated.

FIGURE 11. The *τn* **distribution across the** *Eg* **of Ge for the NiGe/n-Ge schottky junctions fabricated by using different RTA conditions.**

FIGURE 12. (a) The waveforms for the applied *V^g* **and measured** *I^d* **traced by SPIV method using Agilent B1530; (b) The** *I ^d* **−** *Vg* **curves of the 400◦ C NiGe S/D pMOSFET with** *trise* **ranging from 100 µs to 1 µs.**

C. VERIFICATION OF THE τ -DEPENDENCE FOR TRAPS AROUND JUNCTION INTERFACE

Figure [11](#page-5-1) shows the measured τ_n of these different NiGe/n-Ge junctions. It is normally observed that the τ_n becomes larger when is larger (i.e., $E - E_i$ gets closer to E_v) for the junctions formed at 300 and 400[°] C. However, the τ_n of the junction formed at 200◦ C shows a slightly larger value. One possible reason is the different spatial position of these measured traps. Since the conductance method will include all the trap response within the depletion region, the traps in the junctions formed at 300 and 400◦ C may be located far more than those in the junction formed at 200◦ C. Therefore, $E - E_i$ may be further to E_v for the traps in the junction formed at 200◦ C, thus higher capture time constant. These traps located near the interface are more likely to be caused by the disorder-induced interface states. Due to higher D_t in the junction formed at $200°$ C, as shown in Fig. [9\(](#page-4-2)a), traps closed to junction interface are much easier to be detected. Fast I-V measurements are carried out for the verification of τ -dependence in these junction traps. The $I_d - V_g$ curves of the Ge MOSFET using different measurement speeds were successfully extracted at $V_d = -500$ mV. Figure [12\(](#page-5-2)a) gives an example of the fast I-V measurement by using the commercial semiconductor parameter analyzer for the 400◦ C NiGe pMOSFET: the V_g waveform was applied with the rise time (t_{rise}) of 100 μ s and the measured I_d was traced by single pulsed I-V (SPIV) method. Figure [12\(](#page-5-2)b) shows

LI *et al.*: TRAPS AROUND GE SCHOTTKY JUNCTION INTERFACE

that trapping free characteristics are obtained when measuring from DC to $1 \mu s$. On one hand, the difference with SS behaviors at different measurement speeds is neglectable due to the well-passivated MOS interface by OPO [\[2\]](#page-6-1). On the other hand, the TAT currents are significantly suppressed with the suppression of junction traps under the fast I-V measurement, resulting in the decreased OFF-state currents. Therefore, it is necessary to introduce the suitable junction formation technique for the fabrication of devices with less junction traps in the future application of Ge MOSFETs. Furthermore, this measurement result also indicates the credible evaluation of traps around Shottky junction interface by using the low temperature conductance method.

IV. CONCLUSION

In this study, the low temperature conductance method has been applied for the extraction of traps around Ge Schottky junction interface. The densities of these traps (D_t) and their time constants (τ) distributed over the bandgap of Ge were quantitatively characterized by using this technique. It has been confirmed that the Schottky barrier heights (SBHs) of Ge Schottky junctions are related with traps around junction interface. This phenomenon conforms well to the Fermi level pinning (FLP) effect, which is caused by metal induced gap states (MIGSs). With the suppression of these junction traps, the OFF-state currents in Ge MOSFETs with NiGe S/D could be obviously reduced due to the enhancement of SBHs and the elimination of trap assisted tunneling (TAT) currents. Therefore, the junction interface engineering should be of great importance for realizing high performance Ge MOSFETs, especially at the technology node of sub-10 nm.

REFERENCES

- [1] K. C. Saraswat, C. O. Chui, T. Krishnamohan, A. Nayfeh, and P. McIntyre, "Ge based high performance nanoscale MOSFETs," *Microelectron. Eng.*, vol. 80, no. 17, pp. 15–21, Jun. 2005, doi: [10.1016/j.mee.2005.04.038.](http://dx.doi.org/10.1016/j.mee.2005.04.038)
- [2] R. Zhang, X. Y. Tang, X. Yu, J. Li, and Y. Zhao, "Aggressive EOT scaling of Ge pMOSFETs with $HfO_2/AIO_x/GeO_x$ gate-stacks fabricated by ozone postoxidation," *IEEE Electron Device Lett.*, vol. 37, no. 7, pp. 831–834, Jul. 2016, doi: [10.1109/LED.2016.2572731.](http://dx.doi.org/10.1109/LED.2016.2572731)
- [3] C. H. Lee *et al.*, "Ge MOSFETs performance: Impact of Ge interface passivation," presented at the IEEE Int. Elect. Devices Meeting, San Francisco, CA, USA, Dec. 2010.
- [4] J. Li *et al.*, "High performance and reliability Ge channel CMOS with a $MoS₂$ capping layer," presented at the IEEE Int. Elect. Devices Meeting, San Francisco, CA, USA, Dec. 2016.
- [5] R. Zhang, T. Iwasaki, N. Taoka, M. Takenaka, and S. Takagi, "High-mobility Ge pMOSFET with 1-nm EOT Al₂O₃/GeO_x/Ge gate stack fabricated by plasma post oxidation," *IEEE Trans. Electron Devices*, vol. 59, no. 2, pp. 335–341, Feb. 2012, doi: [10.1109/TED.2011.2176495.](http://dx.doi.org/10.1109/TED.2011.2176495)
- [6] H. Arimura *et al.*, "Ge nFET with high electron mobility and superior PBTI reliability enabled by monolayer-Si surface passivation and Lainduced interface dipole formation," presented at the IEEE Int. Elect. Devices Meeting, Washington, DC, USA, Dec. 2015.
- [7] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*. Hoboken, NJ, USA: Wiley, 2007.
- [8] G. Nicholas *et al.*, "High-performance deep submicron Ge pMOSFETs with halo implants," *IEEE Trans. Electron Devices*, vol. 54, no. 9, pp. 2503–2511, Sep. 2007, doi: [10.1109/TED.2007.902732.](http://dx.doi.org/10.1109/TED.2007.902732)
- [9] G. A. M. Hurkx, D. B. M. Klaassen, and M. P. G. Knuvers, "A new recombination model for device simulation including tunneling," *IEEE Trans. Electron Devices*, vol. 39, no. 2, pp. 331–338, Feb. 1992, doi: [10.1109/16.121690.](http://dx.doi.org/10.1109/16.121690)
- [10] E. Simoen, F. D. Stefano, G. Eneman, B. D. Jaeger, C. Claeys, and F. Crupi, "On the temperature and field dependence of trapassisted tunneling current in Ge p^+n junctions," *IEEE Trans. Electron Devices*, vol. 30, no. 5, pp. 562–564, May 2009, doi: [10.1109/LED.2009.2017040.](http://dx.doi.org/10.1109/LED.2009.2017040)
- [11] K. C. Saraswat, C. O. Chui, D. Kim, T. Krishnamohan, and A. Pethe, "High mobility materials and novel device structures for high performance nanoscale MOSFETs," presented at the IEEE Int. Elect. Devices Meeting, San Francisco, CA, USA, Dec. 2006.
- [12] G. Eneman *et al.*, "Impact of donor concentration, electric field, and temperature effects on the leakage current in germanium *p* + /*n* junctions," *IEEE Trans. Electron Devices*, vol. 55, no. 9, pp. 2287–2296, Sep. 2008, doi: [10.1109/TED.2008.927660.](http://dx.doi.org/10.1109/TED.2008.927660)
- [13] R. N. Sajjad, W. Chern, J. L. Hoyt, and D. A. Antoniadis, "Trap assisted tunneling and its effect on subthreshold swing of tunnel FETs," *IEEE Trans. Electron Devices*, vol. 63, no. 11, pp. 4380–4387, Nov. 2016, doi: [10.1109/TED.2016.2603468.](http://dx.doi.org/10.1109/TED.2016.2603468)
- [14] A. Chroneos and H. Bracht, "Diffusion of n-type dopants in germanium," *Appl. Phys. Rev.*, vol. 1, no. 1, Jan. 2014, Art. no. 011301, doi: [10.1063/1.4838215.](http://dx.doi.org/10.1063/1.4838215)
- [15] F. A. Trumbore, "Solid solubilities of impurity elements in germanium and silicon," *Bell Labs Tech. J.*, vol. 39, no. 1, pp. 205–233, Jan. 1960, doi: [10.1002/j.1538-7305.1960.tb03928.x.](http://dx.doi.org/10.1002/j.1538-7305.1960.tb03928.x)
- [16] R. Zhang, J. Li, F. Chen, and Y. Zhao, "High-performance germanium pMOSFETs with NiGe metal source/drain fabricated by microwave annealing," *IEEE Trans. Electron Devices*, vol. 63, no. 7, pp. 2665–2670, Jul. 2016, doi: [10.1109/TED.2016.2564996.](http://dx.doi.org/10.1109/TED.2016.2564996)
- [17] N. Bagga, A. Kumar, A. Bhattacharjee, and S. Dasgupta, "Performance evaluation of a novel GAA schottky junction (GAASJ) TFET with heavily doped pocket," *Superlattices Microstruct.*, vol. 109, pp. 545–553, May 2017, doi: [10.1016/j.spmi.2017.05.040.](http://dx.doi.org/10.1016/j.spmi.2017.05.040)
- [18] R. T. Tung, "Recent advances in Schottky barrier concepts," *Mater. Sci. Eng. R*, vol. 35, no. 1–3, pp. 1–138, Nov. 2001, doi: [10.1016/S0927-796X\(1\)00037-7.](http://dx.doi.org/10.1016/S0927-796X(1)00037-7)
- [19] A. Dimoulas, P. Tsipas, A. Sotiropoulos, and E. K. Evangelou, "Fermi-level pinning and charge neutrality level in germanium," *Appl. Phys. Lett.*, vol. 89, no. 25, Art. no. 252110, Dec. 2006, doi: [10.1063/1.2410241.](http://dx.doi.org/10.1063/1.2410241)
- [20] T. Nishimura, K. Kita, and A. Toriumi, "Evidence for strong Fermilevel pinning due to metal-induced gap states at metal/germanium interface," *Appl. Phys. Lett.*, vol. 91, no. 12, Art. no. 123123, Sep. 2007, doi: [10.1063/1.2789701.](http://dx.doi.org/10.1063/1.2789701)
- [21] A. M. Cowley and S. M. Sze, "Surface states and barrier height of metal-semiconductor systems," *J. Appl. Phys.*, vol. 36, no. 10, pp. 3212–3220, Oct. 1965, doi: [10.1063/1.1702952.](http://dx.doi.org/10.1063/1.1702952)
- [22] C. R. Crowell and G. I. Roberts, "Surface state and interface effects on the capacitance-voltage relationship in Schottky barriers," *J. Appl. Phys.*, vol. 40, no. 9, pp. 3726–3730, Aug. 1969, doi: [10.1063/1.1658262.](http://dx.doi.org/10.1063/1.1658262)
- [23] S. J. Fonash, "A reevaluation of the meaning of capacitance plots for Schottky-barrier-type diodes," *J. Appl. Phys.*, vol. 54, no. 4, pp. 1966–1975, Apr. 1983, doi: [10.1063/1.332251.](http://dx.doi.org/10.1063/1.332251)
- [24] A. M. Cowley, "Depletion capacitance and diffusion potential of gallium phosphide Schottky-barrier diodes," *J. Appl. Phys.*, vol. 37, no. 8, pp. 3024–3032, Jul. 1966, doi: [10.1063/1.1703157.](http://dx.doi.org/10.1063/1.1703157)
- [25] J. Werner, A. F. J. Levi, R. T. Tung, M. Anzlowar, and M. Pinto, "Origin of the excess capacitance at intimate Schottky contacts," *Phys. Rev. Lett.*, vol. 60, no. 1, pp. 53–56, Jan. 1988, doi: [10.1103/PhysRevLett.60.53.](http://dx.doi.org/10.1103/PhysRevLett.60.53)
- [26] E. H. Nicollian and J. R. Brews, *MOS Physics and Technology*. Murray Hill, NJ, USA: Wiley, 1982.
- [27] R. Engel-Herbert, Y. Hwang, and S. Stemmer, "Comparison of methods to quantify interface trap densities at dielectric/IIIV semiconductor interfaces," *J. Appl. Phys.*, vol. 108, no. 12, Art. no. 124101, Dec. 2010, doi: [10.1063/1.3520431.](http://dx.doi.org/10.1063/1.3520431)
- [28] M. H. Leea *et al.*, "Ferroelectric negative capacitance hetero-tunnel field-effect-transistors with internal voltage amplification," presented at the IEEE Int. Elect. Devices Meeting, Washington, DC, USA, Dec. 2013.
- [29] D. S. Yu *et al.*, "Fully silicided NiSi and germanided NiGe dual gates on SiO2 *n*- and *p*-MOSFETs," *IEEE Electron Device Lett.*, vol. 24, no. 11, pp. 739–741, Nov. 2003, doi: [10.1109/LED.2003.819274.](http://dx.doi.org/10.1109/LED.2003.819274)
- [30] S. Zhu and A. Nakajima, "Annealing temperature dependence on nickel–germanium solid-state reaction," *Jpn. J. Appl. Phys.*, vol. 44, no. 24, pp. 753–755, Jun. 2005, doi: [10.1143/JJAP.44.L753.](http://dx.doi.org/10.1143/JJAP.44.L753)
- [31] M. Koyanagi et al., "The charge-pumping technique for grain boundary trap evaluation in poly silicon TFT's," *IEEE Electron Device Lett.*, vol. 13, no. 3, pp. 152–154, Mar. 1992, doi: [10.1109/55.144994.](http://dx.doi.org/10.1109/55.144994)
- [32] Z. Wu, W. Huang, C. Li, H. Lai, and S. Chen, "Modulation of Schottky barrier height of metal/TaN/n-Ge junctions by varying TaN thickness," *IEEE Trans. Electron Devices*, vol. 59, no. 5, pp. 1328–1331, May 2012, doi: [10.1109/TED.2012.2187455.](http://dx.doi.org/10.1109/TED.2012.2187455)
- [33] T.-E. Chang, C. Huang, and T. Wang, "Mechanisms of interface trap-induced drain leakage current in off-state n-MOSFET's," *IEEE Trans. Electron Devices*, vol. 42, no. 4, pp. 738–743, Apr. 1995, doi: [10.1109/16.372079.](http://dx.doi.org/10.1109/16.372079)
- [34] R. Inagaki, N. Sadachika, D. Navarro, M. Miura-Mattausch, and Y. Inoue, "A GIDL-current model for advanced MOSFET technologies without binning," *IPSJ Trans. Syst. LSI Design Methodol.*, vol. 2, no. 4, pp. 240–249, Apr. 2009, doi: [10.2197/ipsjtsldm.2.93.](http://dx.doi.org/10.2197/ipsjtsldm.2.93)
- [35] V. A. Tiwari, A. Scholze, R. Divakaruni, and D. R. Nair, "Modeling of gate-induced drain leakage mechanisms in silicon-germanium channel pFET," *IEEE Trans. Electron Devices*, vol. 61, no. 5, pp. 1270–1277, May 2014, doi: [10.1109/TED.2014.2312883.](http://dx.doi.org/10.1109/TED.2014.2312883)