

Received 30 October 2019; revised 14 February 2020; accepted 10 March 2020. Date of publication 12 March 2020; date of current version 24 March 2020.  
The review of this paper was arranged by Editor E. Sangiorgi.

Digital Object Identifier 10.1109/JEDS.2020.2980441

# A Novel General Compact Model Approach for 7-nm Technology Node Circuit Optimization From Device Perspective and Beyond

QIANG HUO<sup>1,2</sup>, ZHENHUA WU<sup>1,2</sup>, WEIXING HUANG<sup>1,2</sup>, XINGSHENG WANG<sup>3</sup> (Senior Member, IEEE),  
GEYU TANG<sup>1,2</sup>, JIAXIN YAO<sup>1,2</sup>, YONGPAN LIU<sup>4</sup>, XIAOJIN ZHAO<sup>5</sup>, FENG ZHANG<sup>1,2</sup>,  
LING LI<sup>1,2</sup>, AND MING LIU<sup>1,2</sup> (Fellow, IEEE)

1 Key Laboratory of Microelectronics Device and Integrated Technology, Institute of Microelectronics of Chinese Academy of Sciences, Beijing 100029, China

2 University of Chinese Academy of Sciences, Beijing 100049, China

3 School of Optical and Electronic Information, Huazhong University of Science and Technology, Wuhan 430074, China

4 Department of Electronic Engineering, Tsinghua University, Beijing 100084, China

5 College of Electronics and Information Engineering, Shenzhen University, Shenzhen 518060, China

CORRESPONDING AUTHORS: Z. WU; X. WANG; AND F. ZHANG (e-mail: wuzhenhua@ime.ac.cn; xswang@hust.edu.cn; zhangfeng\_ime@ime.ac.cn)

This work was supported in part by the National Key Research Plan of China under Grant 2018YFB0407500, in part by the National Natural Science Foundation of China under Grant 61774168, Grant 61720106013, and Grant 61474134, and in part by the National Major Science and Technology Special Project of China under Grant 2017ZX01028101-303.

**ABSTRACT** This work presents a novel general compact model for 7-nm technology node devices like FinFETs as an extension of previous conventional compact model that based on some less accurate elements including one-dimensional Poisson equation for three-dimensional devices and analytical equations for short channel effects, quantum effects and other physical effects. The general compact model exhibits efficient extraction, high accuracy, strong scaling capability and excellent transfer capability. As a demo application, two key design knobs of FinFET and their multiple impacts on RC control electrostatic discharge (ESD) power clamp circuit are systematically evaluated with implementation of the newly proposed general compact model, accounting for device design, circuit performance optimization and variation control. The performance of ESD power clamp can be improved extremely. This framework is also suitable for path-finding researches on 5-nm node gate-all-around devices, like nanowire (NW) FETs, nanosheet (NSH) FETs and beyond.

**INDEX TERMS** General compact model, FinFET, ESD power clamp, 7-nm technology node and beyond.

## I. INTRODUCTION

BSIM-CMG is the most widely used industry-standard compact model for FinFET and other ultra-scaled devices such as nanowire (NW) FETs and nanosheet (NSH) FETs [1]. However, the BSIM-CMG as well as some other traditional compact models have some limits that get more serious as the device keep scaling down. First, these traditional compact models are based on one-dimensional Poisson equation, which will lead to inaccurate prediction of important parameters such as threshold voltage, capacitance and so on [2]. Second, in advanced CMOS technology node, device performance gain with scaling diminished due to undesired short channel effects, quantum effects,


device variation, *et al.* [3]–[6]. All these nonideal physical effects of sub-7-nm nodes devices are difficult to be accurately integrated into the compact model directly due to the underlying physical complexity. At the same time, the model introduces a lot of parameters for these physical effects. The complex extraction procedure for devices with different gate lengths ( $L_g$ ) is provided in the BSIM-CMG manual [7], but no extracting method for different Fin widths ( $W_{fin}$ ) is given. At last, in order to handle different ultra-scaled devices, the compact model may need a lot of modification. When a device is transferred to another device, the compact model must be physically corrected, which requires specialized experience and is difficult to maintain the same

accuracy [8]. In conclusion, more universal and sophisticated compact model approach has been strongly desired for advanced technology nodes that can avoid cumbersome physical formula corrections.

Standard cell designers can change the width of a planar transistor, but they cannot change the height or width of a Fin. Channel length variation is also limited in value due to the intrinsic characteristics of the FinFET technology [9]. Although the performance of circuit can be adjusted by the number of Fins, changing the number of Fins will bring huge area overhead. It is important to further improve performance based on the optimization of process related parameters with the area of circuit unchanged [10], especially for area-consuming circuits like static random access memory (SRAM) and electrostatic discharge (ESD) power clamp. Process related parameters can be  $L_g$ ,  $W_{fin}$ , thickness of spacer (TSPC), channel overlap or underlap length ( $L_{ov}$ ), effective oxide thickness (EOT) and so on. However, the tuning of process parameters in long range will reduce the precision of BSIM-CMG. What's worse, some device boosters like TSPC,  $L_{ov}$ , EOT and so on cannot be directly implemented and accurately extracted by BSIM-CMG, which will lead to inaccurate circuit simulation. That means a better approach is needed.

In this work, we propose a novel general compact model on top of the technology computer-aided design (TCAD) calibrated compact models responding to  $L_g$  and  $W_{fin}$  in space from neighbors. Our method enables easy operation and rapid deployment as evaluated in Section III. Besides, it exhibits high accuracy, strong scaling capability and excellent transfer capability. This model indeed can respond very well to the  $L_g$  and  $W_{fin}$  as indicated in model evaluation section, and it only requires that the neighbor grid models are extracted accurately. Although the generated model has to run through neighbors to obtain the response in between, fortunately, it will not give much burden for standard cell verifications. Thus, this work presents another choice for building macro model responding to the critical parameter variations, in a way of a direct and easy operation. ESD power clamp is one of the most important metrics of system reliability. The circuit usually occupies a large area and is easy to work in high voltage, which makes the simulation accuracy decline [11]–[13]. We mainly use it as an application to demonstrate the effectiveness of our new model approach. In this paper, we present a framework for classical RC control ESD clamp design from device perspective with the industry standard 7-nm technology node and beyond.

Our paper is organized as follows. Section II explores the optimization design space of state-of-the-art 7-nm node FinFET. Section III presents the building method and evaluation of our general compact model in detail. Section IV analyzes the effects of  $L_g$  and  $W_{fin}$  parameters on the key merits of ESD power clamp. These metrics include the clamped voltage on the VDD pad (Clamp Voltage), the quiescent VDD to GND leakage current (Leakage), the recovery time in face of false-triggering (Recovery Time) and the




**FIGURE 1.** Model validation with reference to the linear and saturated transfer characteristics of (a) our in-house GAA Si Nanowire p-MOSFET for beyond 5nm node [19], and (b) state-of-the-art industry-standard 7-nm node Si FinFET [20]. Line: Exp.; Symbol: Simu.; Inserts compare the TEM image and the corresponding simulation domain. (c) The schematic of partial parameters of FinFET. (d) Key design rules as process of record (POR) of 7-nm node FinFET in this study according to [20].

current drawn during power-up (Peak Power-up Leakage Current) [11]–[13]. Section V gives the conclusion.

## II. DEVICE PERFORMANCE ANALYSIS WITH TCAD

In this work we address the quantum confinement and the ballistic transport in the FinFET on a physical level by implementing 2D Schrodinger-Poisson solver, combined with the conventional drift-diffusion equation solver for low-field region and phase-space subband Boltzmann transport equation solver for saturation region respectively [14], [15].  $k$ - $p$  based multi-subbands electronic structures are calculated for electrostatics. The calculation of carrier scattering is based on Fermi's Golden Rule by evaluating the square matrix element of various scattering potentials and finding the corresponding transition rate. Accounting for the transition rate and screening, the energy relaxation time and the physical mobility are accurately evaluated [16]. As compared to conventional TCAD framework, the physical level modeling has advantages that it captures the subband variations under strong confinement and considers multiple carrier scattering mechanisms, i.e., phonon scattering (acoustic, optical, and intervalley models), ionized impurity scattering, and surface roughness scattering directly, rather than empirical mobility models [17], [18]. Fig. 1 shows the overall verification of above physics-based models by comparing with the measurement data of the in-house 5nm node SOI nanowire [19]. Furthermore, this validated TCAD framework can well reproduce the published data of the state-of-the-art 7-nm node FinFET [20] and fairly guarantee the accuracy of our general compact model and 7-nm node ESD power




**FIGURE 2.** Key device DC and AC characteristics with knobs to the process of record design for both (a) NMOS and (b) PMOS channel shape. The changes of gate length (Lg) and Fin width (Wfin) are in unit of nm. The DC performance is characterized by the  $I_{\text{eff}}$  with the target  $I_{\text{off}}$ .

clamp proposed in this work. The impact of 3D nature of nanoscale FinFET on circuit performance is well captured spontaneously because all our TCAD simulations are based on 3D FinFETs. Note that gate pitch and Fin pitch are fixed in our study to ensure the area invariant.

Fig. 2 summarizes the key device characteristics with design knobs of Wfin and Lg. The DC performance is characterized by the  $I_{\text{eff}}$  with the target  $I_{\text{off}}$  [21]. The trends of drain-induced barrier lowering (DIBL) and resistance agree well with the quantum effects impacted bandgap and mobility in the narrow channel. When Fin width reduces, DC performance first increases thanks to improved DIBL and then decreases due to seriously electron mobility degradation. Such electron mobility degradation is attributed to strong quantum confinement and valley-wise carrier distributions in ultra-scaled channels [22], [23], and verified by directly calculating the full-band scattering rates combined with  $k\cdot p$  based subband structures. Optimal effective current and capacitance at the device level can be accurately predicted.

### III. GENERAL COMPACT MODEL APPROACH

In view of the shortcomings of BSIM-CMG presented by Section I, it is necessary to build hundreds of TCAD calibrated BSIM-CMG models for different Lgs and Wfins in a wide-enough-range for an accurate prognosis of circuit performance, which would be tedious, time consuming and impractical. In this section, we innovatively propose a general compact model on solving problems, which can accurately fit experimental data with the help of few decent TCAD calibrated BSIM-CMG models. This idea is inspired



**FIGURE 3.** A novel method of the general model integrating four TCAD calibrated BSIM-CMG models.


by ensemble learning which makes full use of the advantages of each elements and statistical methods [24].

#### A. GENERAL COMPACT MODEL BUILDING

As shown in Fig. 3, for straightforward and easy understanding, the BSIM-CMG model can be regarded as a function  $f_i(D, G, S, B)$  constructed by Verilog-A [7], where  $D$ ,  $G$ ,  $S$  and  $B$  represent drain, gate, source and bulk respectively and  $i$  represents the index of BSIM-CMG model. Then, a grid is made according to the range of process parameters such as Lg and Wfin. The location of general compact model can be determined by process parameters easily. Furthermore, the general compact model  $f(D, G, S, B)$  can be built by four nearest neighbor BSIM-CMG models, which can be described by  $f(D, G, S, B) = \sum_{i=1}^4 w_i f_i(D, G, S, B)$  where  $w_i$  is the weight of the corresponding TCAD calibrated BSIM-CMG model  $f_i(D, G, S, B)$ . For calculating  $w_i$  naturally, we introduce the Euclidean distance  $dis(a, A_j)$  between general model and TCAD calibrated model as  $dis(a, A_j) = [(Lg - Lg_j)^2 + (Wfin - Wfin_j)^2]^{1/2}$  where  $A_j = (Lg_j, Wfin_j)$  and  $a = (Lg, Wfin)$  are the position vectors of TCAD calibrated model and general model to be built respectively. It is natural to take the reciprocal of the Euclidean distance  $dis(a, A_j)$  and then normalize it considering that the closer the distance, the greater the contribution on the general compact model. Consequently,  $w_i$  can be represented as  $w_i = [1/dis(a, A_i)] / \sum_{j=1}^4 [1/dis(a, A_j)]$ .

#### B. MODEL EVALUATION


The quality of our general compact model fitting demonstrated in Fig. 4 is verified by a random case when  $a = (17.8 \text{ nm}, 6.3 \text{ nm})$  and four nearest neighbor BSIM-CMG models are  $A_1 = (17.5 \text{ nm}, 6.1 \text{ nm})$ ,  $A_2 = (17.5 \text{ nm}, 7.1 \text{ nm})$ ,  $A_3 = (18.5 \text{ nm}, 7.1 \text{ nm})$  and  $A_4 = (18.5 \text{ nm}, 6.1 \text{ nm})$



**FIGURE 4.** The validation of (a)(b) DC and (c) AC characteristics of general compact model for FinFET when  $L_g = 17.8$  nm and  $W_{fin} = 6.3$  nm.  $C_{gg}$  consists of  $C_{ov}$  and  $C_{ch}$ .

respectively.  $C_{gg}$  is the total capacitance including intrinsic capacitance and parasitic capacitance. In our work, it consists of overlap capacitance ( $C_{ov}$ ) and channel capacitance ( $C_{ch}$ ). It should be noted that the variation range of adjacent lattice coordinates such as  $A_1$  and  $A_2$  in Fig. 3 is suggested to be about 1 nm. Small range will improve the fitting accuracy, but also increase the number of lattices, which will increase the workload of TCAD simulation. Large range will introduce the risk of inaccuracy because the general compact model cannot make full use of the information of each TCAD calibrated BSIM-CMG model.  $L_g$  and  $W_{fin}$  in this model can be replaced by other device performance boosters such as TSPC, Lov, EOT and so on.


Our general compact model run through four neighbors to obtain the response in between. Therefore, the computation complexity will become four times that of BSIM-CMG, that is, the running time will also become four times. Luckily, the verification of standard cells such as SRAM cell or ESD power clamp is usually in seconds due to the high convergence speed of BSIM-CMG itself. The increase of running time will not have a significant impact on circuit designers. But the general compact model has many outstanding advantages. First, our new model enables efficient extraction and easy operation. This model eliminates the complicated physical formulas. More importantly, the model converts complex group extraction of multiple devices with different  $L_g$ s and  $W_{fin}$ s based on one BSIM-CMG model into simple extraction of a single device. The BSIM-CMG extraction for single device is easier, faster and does not require rich experience compared with group extraction. Second, the general compact model has high accuracy and strong scaling capability. As depicted in Fig. 4, our model can accurately fit the experimental data as BSIM-CMG does for a single device. The accuracy of this model based on statistical method rather than physical formulas is determined by the neighbor TCAD calibrated BSIM-CMG models and lattice size. Since the BSIM-CMG extraction is easy and accurate



**FIGURE 5.** The validation of (a)  $I_{DS} - V_{DS}$  and (b)  $I_{DS} - V_{GS}$  characteristics of general compact model when the FinFET is scaled from  $L_g = 17.8$  nm and  $W_{fin} = 6.3$  nm to  $L_g = 14.5$  nm and  $W_{fin} = 5.1$  nm.


**TABLE 1.** The BSIM-CMG fitting error by group extraction of multiple devices with different  $L_g$ s and  $W_{fin}$ s.

$L_g$ (nm)	$W_{fin}$ (nm)	I-V fitting error (RMS)
18.5	7.1	2.10%
17.8	6.3	0.83%
16.5	5.6	1.10%
14.5	4.1	2.42%



**FIGURE 6.** The validation of (a)  $I_{DS} - V_{DS}$  and (b)  $I_{DS} - V_{GS}$  characteristics of BSIM-CMG when the FinFET is scaled from  $L_g = 17.8$  nm and  $W_{fin} = 6.3$  nm to  $L_g = 14.5$  nm and  $W_{fin} = 5.1$  nm.

for a single device, lattice size is the main determinant of accuracy. It also has strong scaling capability. When the FinFET is scaled from  $L_g = 17.8$  nm and  $W_{fin} = 6.3$  nm to  $L_g = 14.5$  nm and  $W_{fin} = 5.1$  nm, Fig. 5 demonstrates that our general compact model can still fit the experimental data very well. The fitting error is only 0.92%. For comparison, the BSIM-CMG with different  $L_g$ s and  $W_{fin}$ s is extracted as shown in Table 1. This model is obtained by reducing the relative mean square (RMS) error as possible for FinFET with  $L_g = 17.8$  nm and  $W_{fin} = 6.3$  nm, while ensuring the RMS errors for other devices are not very large and the subthreshold region fitting is as accurate as possible. However, BSIM-CMG exhibits worse scaling capability when  $L_g = 14.5$  nm and  $W_{fin} = 5.1$  nm in Fig. 6. The overall I-V fitting error increases to 2.88%, especially for subthreshold slope. This is mainly due to the simplification of BSIM-CMG, which makes it impossible to accurately fit the Fin-width-dependent quantum confinement. The difference in the saturation region is due to the simplification of short channel effects. As the range of  $L_g$  and  $W_{fin}$  increases, the BSIM-CMG extraction is more difficult and inaccurate, which will result in greater fitting error. In contrast, the general compact model still maintains good accuracy because its




**FIGURE 7.** The validation of (a)(b) DC and (c) AC characteristics of general compact model for 5nm node nanowire FET when  $L_g = 17.3$  nm and  $D = 6.7$  nm.  $C_{gg}$  consists of  $C_{ov}$  and  $C_{ch}$ .

scaling capability depends only on the number of lattices. At last, the general compact model has good transfer capability. As mentioned earlier, the accuracy and scaling capability of our model are determined only by the size and the number of lattices and the neighbor TCAD calibrated compact models. If the compact model extraction for a single device is sufficiently accurate, our statistical-based approach can make the fitting error for any device approximate and little by tuning the size of lattices according to different processes and devices. Fortunately, the compact model extraction usually is easier and accurate enough for a single device. That means our approach can be easily transferred to other devices such as nanosheetFETs, nanowire FETs and other ultra-scaled devices while maintaining the high accuracy. Fig. 7 gives the validation of transfer capability when our model is applied to 5nm node nanowire FETs.  $W_{fin}$  of FinFET is replaced by nanowire diameter ( $D$ ). The quality is verified when  $a = (17.3$  nm,  $6.7$  nm) and four nearest TCAD calibrated models are  $A_1 = (17.2$  nm,  $6.2$  nm),  $A_2 = (17.2$  nm,  $6.9$  nm),  $A_3 = (17.9$  nm,  $6.9$  nm) and  $A_4 = (17.9$  nm,  $6.2$  nm) respectively. In view of the conversion of 7-nm node to 5-nm node, the variation range of adjacent lattice coordinates is set as 0.7 nm. What's more, it can be used to other device performance boosters such as TSPC, Lov, EOT and so on for circuit optimization from device perspective in addition to  $L_g$  and  $W_{fin}$ .

#### IV. ESD POWER CLAMP PARAMETERS ANALYSIS


Using the BSIM-CMG model calibrated to experimental data and our proposed general compact model, we implement RC control ESD power clamp as the framework in Fig. 8(a) based on HSPICE. The simulation schematic and configuration of classical ESD clamp are shown in Fig. 8(b). The details of ESD power clamp performance using POR devices are shown in Table 2 for benchmarking the ESD performance. All metrics are obtained at 25°C. Similar frameworks can be used for other area-consuming circuits like SRAM with good results.



**FIGURE 8.** (a) The proposed framework for RC control ESD power clamp optimization based on our general compact model. (b) Simulation circuit and the configuration of RC control ESD power clamp.

**TABLE 2.** The details of ESD power clamp performance using POR devices at 25°C.

Performance	Value
Clamp Voltage	0.72 V
Leakage Current	3.60 $\mu A$
Peak Power-up Leakage Current	55.6 mA
Recovery Time	1.27 $\mu s$



**FIGURE 9.** The impacts of (a)(b)(c)  $L_g$  and (d)(e)(f)  $W_{fin}$  design knobs on performances of RC control power clamp based on our general compact model (solid lines) and BSIM-CMG (dotted lines). Points mean TCAD data.

#### A. GENERAL MODEL BASED ACCURATE DEVICE PARAMETER ANALYSIS FOR ESD POWER CLAMP

Fig. 9 shows huge simulation difference between the scaling capability of BSIM-CMG including the quantum effects and short channel effects and our statistical-based general compact model on ESD power clamp. The BSIM-CMG in Fig. 9(a)(b)(c) is obtained by minimizing the relative mean square (RMS) error for FinFET with  $L_g = 21.5$  nm and  $W_{fin} = 5.6$  nm, while ensuring the RMS error for other devices with different  $L_g$ s is as small as possible. The BSIM-CMG in Fig. 9(d)(e)(f) extracts parameters in a similar way, focusing only on FinFET with  $L_g = 16.5$  nm and  $W_{fin} = 7.1$  nm. The difference between BSIM-CMG and the general compact model is further expanded at the circuit level. That further proves that although BSIM-CMG contains quantum effects and short channel effects, it is difficult to integrate precisely because of its physical complexity, which leads to the decline of scaling capability.


Obviously, our model has greatly improved the accuracy of circuit simulation.

As  $L_g$  decreases, the short channel effects become more significant. Recovery time increases in Fig. 9(c) is due to the ascend of time constant  $R_{on}C_{gg}$ . Specifically, drop in mobility caused by velocity saturation effect in the high field region (reflected in the reduction of  $I_{eff}$  in DC perf of Fig. 2) exceeds the decline of capacitance  $C_{gg}$  in Fig. 2. The sharp increase in leakage current in Fig. 9(b) attributes to the augment in mobility in low field region (reflected in the increase of  $I_{off}$  in DC perf of Fig. 2) and drop in threshold voltage due to the increase in DIBL. The drop of clamp voltage in Fig. 9(a) is mainly due to the descend in on state resistance  $R_{on}$  of the device shown in Fig. 2. With the descend of  $W_{fin}$ , the quantum effects become more significant and the mobility degrades obviously, but the recovery time in Fig. 9(f) decreases due to the weaker role in recovery time than the decline in capacitance  $C_{gg}$ . The significant drop in leakage current in Fig. 9(e) is the result of the combination of the decline in mobility and the rise in threshold voltage caused by the decrease in DIBL in Fig. 2. The increase in clamp voltage in Fig. 9(d) is mainly due to the ascend in on state resistance  $R_{on}$  of the device shown in Fig. 2. Fig. 9 also depicts there are strong opposite trends between leakage current and clamp voltage, which means that the simultaneous optimization of additional power and ESD level is challenging. It is gratifying that the recovery time and the peak power-up leakage current, which play a vital function in false-triggering immunity, have strong positive correlations with leakage current, so they can be coordinated.


### B. ESD POWER CLAMP OPTIMIZATION AND VARIATION CONTROL

The impacts of FinFET cross design knobs on RC control power clamp are depicted in Fig. 10, which is generated using HSPICE based on our previously proposed general compact model. The FinFET design knobs can be selected to gain the trade-off between clamp voltage, leakage current, recovery time and peak power-up leakage current according to specific needs. The relationships between design parameters are demonstrated in Fig. 11 under the joint design of FinFET  $L_g$  and  $W_{fin}$ . The high correlation between clamp voltage, recovery time and peak power-up leakage current means that the cooperative optimization of  $W_{fin}$  and  $L_g$  is easy to ensure good results. This is because all these performances are closely related to the variation of mobility. Clamp voltage and recovery time can be improved respectively by up to 8.8% and 9.4% through the trade-off between  $L_g$  and  $W_{fin}$ . Leakage current and peak power-up leakage current can be reduced respectively by up to 93.3% and 24.3% through the trade-off between  $L_g$  and  $W_{fin}$  compared to the RC control power clamp under POR condition.


Statistical characteristics of leakage current and clamp voltage under process fluctuation are illustrated in Fig. 12.



**FIGURE 10.** The impacts of FinFET cross design knobs including  $L_g$  and  $W_{fin}$  on (a) clamp voltage, (b) leakage, (c) peak power-up leakage, and (d) recovery time of RC control power clamp performance.



**FIGURE 11.** The correlation between (a) clamp voltage and recovery time or (b) recover time and peak power-up leakage of RC control power clamp under  $L_g$  and  $W_{fin}$  cross design of FinFET.



**FIGURE 12.** Statistical characteristics of (a) clamp voltage and (b) leakage current under process fluctuation condition.

We apply the empirical stochastic fluctuations of  $L_g$  and  $W_{fin}$  width of POR device with Gauss distribution as process fluctuations [25]. Clamp voltage obeys normal distribution with minimal standard deviation basically, that is, clamp voltage which determines ESD level is immune to process fluctuation. However, due to the huge variation of mobility caused by quantum effects under process fluctuation at sub-7-nm nodes, leakage current is more sensitive and tends to deteriorate. Therefore, process fluctuation is more likely to cause huge additional power dissipation while maintaining relatively steady ESD level. For these problems, we give process solutions such as H

plasma annealing process to control Fin width and sidewall inclination while improving surface roughness and reducing multiple exposures to single exposure for extreme ultraviolet lithography (EUV) to mitigate fluctuations. These methods can effectively reduce current fluctuation and power consumption.

## V. CONCLUSION

In this study, we present a general compact model combining few TCAD calibrated compact models with statistical methods which can skip the tedious physical derivation. The model exhibits efficient extraction, high accuracy, strong scaling capability and excellent transfer capability. Our model can greatly improve the accuracy of circuit simulation under the joint design of different device performance boosters. As an application, we present a framework for classical RC control ESD clamp design from device perspective with the industry standard 7-nm technology node and beyond. It is found that the trade-off between  $L_g$  and  $W_{fin}$  of FinFET can greatly strengthen the performance of power clamp while remaining the area unchanged, and leakage current is seriously affected and tends to deteriorate under process fluctuation. We firmly prove that the framework based on our general compact model are effective for accurate circuit optimization under state-of-the-art technology node and beyond.

## REFERENCES

- [1] J. P. Duarte *et al.*, "BSIM-CMG: Standard FinFET compact model for advanced circuit design," in *Proc. Eur. Solid-State Circuits Conf. (ESSCIRC)*, Graz, Austria, Sep. 2015, pp. 196–201, doi: [10.1109/ESSCIRC.2015.7313862](https://doi.org/10.1109/ESSCIRC.2015.7313862).
- [2] M. V. Dunga, C.-H. Lin, X. Xi, D. D. Lu, A. M. Niknejad, and C. Hu, "Modeling advanced FET technology in a compact model," *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 1971–1978, Sep. 2006, doi: [10.1109/TED.2005.881001](https://doi.org/10.1109/TED.2005.881001).
- [3] V. Moroz, J. Huang, and R. Arghavani, "Transistor design for 5nm and beyond: Slowing down electrons to speed up transistors," in *Proc. Int. Sympo. Quality Electron. Design (ISQED)*, Santa Clara, CA, USA, Mar. 2016, pp. 278–283, doi: [10.1109/ISQED.2016.7479214](https://doi.org/10.1109/ISQED.2016.7479214).
- [4] Y. Taur *et al.*, "CMOS scaling into the nanometer regime," *Proc. IEEE*, vol. 85, no. 4, pp. 486–504, Apr. 1997, doi: [10.1109/5.573737](https://doi.org/10.1109/5.573737).
- [5] M. Choi, V. Moroz, L. Smith, and J. Huang, "Extending drift-diffusion paradigm into the era of FinFETs and nanowires," in *Proc. Int. Conf. Simulat. Semicond. Processes Devices (SISPAD)*, Washington, DC, USA, Dec. 2015, pp. 242–245, doi: [10.1109/SISPAD.2015.7292304](https://doi.org/10.1109/SISPAD.2015.7292304).
- [6] M. Bardon *et al.*, "Dimensioning for power and performance under 10nm: The limits of FinFETs scaling," in *Proc. Int. Conf. IC Design Technol. (ICICDT)*, Leuven, Belgium, Jun. 2015, pp. 1–4, doi: [10.1109/ICICDT.2015.7165883](https://doi.org/10.1109/ICICDT.2015.7165883).
- [7] *BSIM-CMG Technical Manual*. Accessed: Aug. 25, 2017. [Online]. Available: <http://bsim.berkeley.edu/models/bsimcmg>
- [8] S. Khandelwal, J. P. Duarte, Y. S. Chauhan, and C. Hu, "Modeling 20-nm germanium FinFET WITH the industry standard FinFET model," *IEEE Electron Device Lett.*, vol. 35, no. 7, pp. 711–713, Jul. 2014, doi: [10.1109/LED.2014.2323956](https://doi.org/10.1109/LED.2014.2323956).
- [9] W. P. Maszara and M. Lin, "FinFETs—Technology and circuit design challenges," in *Proc. Eur. Solid-State Device Res. Conf. (ESSDERC)*, Bucharest, Romania, Sep. 2013, pp. 3–8, doi: [10.1109/ESSDERC.2013.6818808](https://doi.org/10.1109/ESSDERC.2013.6818808).
- [10] W. Cho and K. Roy, "Device-circuit cosimulation for energy efficiency in sub-10-nm gate length logic and memory," *IEEE Trans. Electron Devices*, vol. 63, no. 7, pp. 2879–2886, Jul. 2016, doi: [10.1109/TED.2016.2567385](https://doi.org/10.1109/TED.2016.2567385).
- [11] J. Chen and M. Ker, "Design of power-rail ESD clamp with dynamic timing-voltage detection against false trigger during fast power-ON events," *IEEE Trans. Electron Devices*, vol. 65, no. 3, pp. 838–846, Mar. 2018, doi: [10.1109/TED.2018.2789819](https://doi.org/10.1109/TED.2018.2789819).
- [12] G. Lu, Y. Wang, Y. Wang, and X. Zhang, "Low-leakage ESD Power clamp design with adjustable triggering voltage for nanoscale applications," *IEEE Trans. Electron Devices*, vol. 64, no. 9, pp. 3569–3575, Sep. 2017, doi: [10.1109/TED.2017.2730203](https://doi.org/10.1109/TED.2017.2730203).
- [13] J. Li, R. Gauthier, and E. Rosenbaum, "A compact, timed-shutoff, MOSFET-based power clamp for on-chip ESD protection," in *Proc. Elect. Overstress Electrostat. Discharge Sympo.*, Grapevine, TX, USA, Sep. 2004, pp. 1–7, doi: [10.1109/EOSSED.2004.5272597](https://doi.org/10.1109/EOSSED.2004.5272597).
- [14] Z. Stanojević *et al.*, "Physical modeling—A new paradigm in device simulation," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, Washington, DC, USA, Dec. 2015, p. 5, doi: [10.1109/IEDM.2015.7409631](https://doi.org/10.1109/IEDM.2015.7409631).
- [15] J. Yao *et al.*, "Physical insights on quantum confinement and carrier mobility in Si, Si<sub>0.45</sub>Ge<sub>0.55</sub>, Ge gate-all-around NSFET for 5 nm technology node," *IEEE J. Electron Devices Soc.*, vol. 6, Jul. 2018, pp. 841–848, doi: [10.1109/JEDS.2018.2858225](https://doi.org/10.1109/JEDS.2018.2858225).
- [16] M. Karner, Z. Stanojević, C. Kernstock, H. W. Cheng-Karner, and O. Baumgartner, "Hierarchical TCAD device simulation of FinFETs," in *Proc. IEEE Int. Conf. Simulat. Semiconductor Process. Devices (SISPAD)*, Washington, DC, USA, Sep. 2015, pp. 258–261, doi: [10.1109/SISPAD.2015.7292308](https://doi.org/10.1109/SISPAD.2015.7292308).
- [17] H. W. Karner *et al.*, "TCAD-based characterization of logic cells: Power, performance, area, and variability," in *Proc. IEEE Int. Sympo. VLSI Technol. Sys. Appl. (VLSI-TSA)*, Hsinchu, Taiwan, Apr. 2017, p. 5, doi: [10.1109/VLSI-TSA.2017.7942453](https://doi.org/10.1109/VLSI-TSA.2017.7942453).
- [18] Z. Stanojević, M. Karner, and H. Kosina, "Exploring the design space of non-planar channels: Shape, orientation, and strain," in *IEDM Tech. Dig.*, Washington, DC, USA, Dec. 2013, pp. 332–335, doi: [10.1109/IEDM.2013.6724618](https://doi.org/10.1109/IEDM.2013.6724618).
- [19] Q. Zhang *et al.*, "Novel GAA Si nanowire p-MOSFETs with excellent short-channel effect immunity via an advanced forming process," *IEEE Electron Device Lett.*, vol. 39, no. 4, pp. 464–467, Apr. 2018, doi: [10.1109/LED.2018.2807389](https://doi.org/10.1109/LED.2018.2807389).
- [20] S. Narasimha *et al.*, "A 7nm CMOS technology platform for mobile and high performance compute application," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, Dec. 2017, p. 29, doi: [10.1109/IEDM.2017.8268476](https://doi.org/10.1109/IEDM.2017.8268476).
- [21] R. Kim, U. E. Avci, and I. A. Young, "CMOS performance benchmarking of Si, InAs, GaAs, and Ge nanowire n- and pMOSFETs with  $L_g=13$  nm based on atomistic quantum transport simulation including strain effects," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, Washington, DC, USA, Dec. 2015, p. 34, doi: [10.1109/IEDM.2015.7409824](https://doi.org/10.1109/IEDM.2015.7409824).
- [22] G. Tsutsui, M. Saitoh, and T. Hiramoto, "Experimental study on superior mobility in [110]-oriented UTB SOI pMOSFETs," *IEEE Electron Device Lett.*, vol. 26, no. 11, pp. 836–838, Nov. 2005, doi: [10.1109/LED.2005.857725](https://doi.org/10.1109/LED.2005.857725).
- [23] K. Trivedi, H. Yuk, H. Floresca, M. Kim, and W. Hu, "Quantum confinement induced performance enhancement in sub-5-nm lithographic Si nanowire transistors," *Nano Lett.*, vol. 11, no. 4, pp. 1412–1417, Mar. 2011, doi: [10.1021/nl103278a](https://doi.org/10.1021/nl103278a).
- [24] T. Dieterich, "Ensemble methods in machine learning," in *Proc. Int. Workshop Multiple Classifier Syst.*, Jun. 2000, pp. 1–15, doi: [10.1007/3-540-45014-9\\_1](https://doi.org/10.1007/3-540-45014-9_1).
- [25] J. Deng *et al.*, "SOI FinFET nFET-to-pFET tracking variability compact modeling and impact on latch timing," *IEEE Trans. Electron Devices*, vol. 62, no. 6, pp. 1760–1768, Jun. 2015, doi: [10.1109/TED.2015.2423634](https://doi.org/10.1109/TED.2015.2423634).