

Received 31 March 2019; revised 17 May 2019; accepted 13 September 2019. Date of publication 17 September 2019; date of current version 30 October 2019.
The review of this article was arranged by Editor S. Chakrabarti.

Digital Object Identifier 10.1109/JEDS.2019.2941917

A Low-Energy High-Density Capacitor-Less I&F Neuron Circuit Using Feedback FET Co-Integrated With CMOS

MIN-WOO KWON (Student Member, IEEE), KYUNGCHUL PARK (Student Member, IEEE),
MYUNG-HYUN BAEK (Student Member, IEEE), JUNIL LEE (Student Member, IEEE),
AND BYUNG-GOOK PARK^{ID} (Member, IEEE)

Inter-University Semiconductor Research Center, Department of Electrical and Computer Engineering, Seoul National University, Seoul 08826, South Korea

CORRESPONDING AUTHOR: B.-G. PARK (e-mail: bgpark@snu.ac.kr)

This work was supported in part by the Nano Material Technology Development Program through the National Research Foundation of Korea funded by the Ministry of Science, ICT and Future Planning under Grant 2016M3A7B4910348, and in part by the Brain Korea 21 Plus Project in 2019.

ABSTRACT We have developed a capacitor-less I&F neuron circuit with a dual gate positive feedback field-effect transistor (FBFET) and successfully co-integrated FBFET and CMOS in a wafer. By implementing the neuron circuit with FBFET, we can overcome the limits of conventional CMOS, reduce energy consumption, and imitate the biological neuron. The floating body of the FBFET can replace the membrane capacitor that occupies a large area and performs leaky integration of the neuron. Due to the extremely low sub-threshold swing of the FBFET (less than 0.528mV/dc), energy consumption of the neuron is significantly reduced by suppressing sub-threshold current. Finally, we analyzed the fabricated neuron circuit operation, retention time of the integrated charges and energy consumption compare to conventional CMOS neuron circuit.

INDEX TERMS Integrate-and-fire neuron circuit, positive feedback FET, low energy consumption, floating body effect.

I. INTRODUCTION

Recently, various types of the artificial neural model such as I&F neuron, H-H neuron, log domain neuron and tau-cell neuron have been presented [1]–[7]. One of them, integrate-and-fire (I&F) neuron model was introduced to implement basic property of biological neuron behavior such as integration, action potential, threshold and refractory. However, conventional CMOS based neuron circuits for these biological functions require a large membrane capacitor (C_{mem}) for integration as well as a number of transistors that result in large cell size and high energy consumption. Besides, the first inverter (INV1) that is connected to C_{mem} is responsible for the largest portion of the energy consumption, because short-circuit current (I_{SC}), that is called crowbar current also, flows through the INV1 from the power supply voltage (V_{DD}) to ground, while the C_{mem} is charged to the switching voltage of the INV1 (Fig. 1). This problem is more serious,

especially for artificial neuron circuits because the membrane potential is increased very slowly only when the post synaptic signal is applied. So the INV1 has been called as starved inverter in analog neuron circuit [8], [9]. In order to realize high density and low energy, the neuron circuit using non-volatile memory such as RRAM, phase change material, spin-transfer torque devices, floating body MOSFET, NEMS devices and insulator to metal transition device are reported [10]–[22]. But these devices have low endurance, stochastic switching problems for use in neuron circuits and most of the materials that construct the device are not compatible with CMOS process. In previous works, we have analyzed the energy consumption caused by the I_{SC} in conventional neuron circuit and developed low-energy neuron circuit with positive feedback FET (FBFET) that perfectly suppressed the I_{SC} and investigated operation mechanism and electrical characteristics of the FBFET by TCAD and




FIGURE 1. (a) Circuit diagram of membrane capacitor and first inverter stage. (b) Output voltage of INV1 curve when $V_{membrane}$ slowly increases. (c) Short-circuit current during inverter switching.

SPICE simulation work [23]. But, in previous works the neuron circuit used membrane capacitor to integrate input signals.

In this work, we propose a capacitor-less neuron circuit using floating body of the FBFET to integrate and reduce the energy consumption by suppressing the I_{sc} . And we have co-integrated the FBFET and CMOS circuit in a chip, by adding only one supplement mask for second gate patterning. The proposed circuit is an important milestone for artificial neuron circuit with new device and application of FBFET as logic device. Using CMOS alone cannot prevent the I_{sc} , which is the biggest problem of analog circuits. In addition, although the FBFET has excellent switching characteristics [24]–[32], there is a serious disadvantage that it cannot simply replace the CMOS. For this reason, FBFET has been studied as a memory device only, but there are few applications as logic devices. By implementing the neuron circuit with co-integrating the CMOS and FBFET in a chip, we can overcome the disadvantages of each device, dramatically reduce energy consumption and area, and imitate the biological characteristics of the neuron.

II. FABRICATION METHOD

The fabrication process of proposed neuron circuit and FBFET is shown in Fig. 2. As the fabrication method is based on standard CMOS procedure, only a mask for gate2 patterning was supplemented, the devices are co-integrated in a chip. First, active patterning and p-type body doping (BF_2 with a dose of $1 \times 10^{13} \text{ cm}^{-2}$) is performed to adjust the threshold voltage. So NMOS and FBFET has equal body concentration. Then, 10nm-thick SiO_2 is grown by dry oxidation at 950°C and n^+ -doped poly-Si (for first gate of FBFET and CMOS gate) is deposited. After the first gate patterning, n-type dopants (As with a dose of $2 \times 10^{13} \text{ cm}^{-2}$) are implanted for the potential well below the gate2 and lightly doped drain of NMOS, and buffer oxide for implantation is removed by HF wet etching. The second gate oxidation is performed to 10 nm to separate gate1 and gate2. Then n^+ -doped poly-Si is deposited for gate2 of the FBFET and sidewall spacer




FIGURE 2. Fabrication flow of FBFET, CMOS and SEM image of FBFET. Thanks to the process of FBFET is almost same with standard CMOS process, the FBFET can be co-integrated with CMOS, adding only a mask for gate2 patterning.




FIGURE 3. Measurement result of (a) I_d - V_{G1} curves according to the drain voltage with the SS less than 0.53 mV/dec, and (b) when input pulse is applied to various amplitude of the V_{G1} .

of NMOS, then the second gate etching is carried out both FBFET and CMOS. After source & drain implantation (BF_2 for p-type, as for n-type with a dose of $5 \times 10^{15} \text{ cm}^{-2}$), rapid thermal annealing (RTA) is performed at 950°C with 5 s. Finally, the TEOS for inter-layer dielectric (ILD) is deposited, and contact hole etching and pre-metal cleaning (dHF, 10s) is performed. The metal stack (Ti / TiN / Al / TiN, 300 / 300 / 4000 / 300Å) are deposited using metal




FIGURE 4. (a) Measurement result of retention time of the accumulated electrons in the floating body according to V_{G2} . (b) Voltage scheme (1st read: $V_{\text{drain}} = 1\text{V}$, $V_{G1} = 0.2\text{V}$, $V_{G2} = 1\text{V}$, FBFET turn on: $V_{\text{drain}} = 1\text{V}$, $V_{G1} = 0.4\text{V}$, $V_{G2} = 1\text{V}$, Hold period: $V_{\text{drain}} = 0$, $V_{G1} = 0$, $V_{G2} = \text{hold voltage}$, 2nd read: $V_{\text{drain}} = 1\text{V}$, $V_{G1} = 0.15\text{V}$, $V_{G2} = 1\text{V}$).

sputter. Metal patterning and ICP metal etching is performed. Finally, back-end metal process is performed.

III. DEVICE MEASUREMENT RESULTS

In our previous work, we analyzed operation mechanism and electrical characteristics of the FBFET [23]. In this fabrication, we improved sub-threshold slop (SS) and on/off current ratio by reducing gate length, rapid thermal annealing time and increasing annealing temperature. The measurement result of drain current (I_D)-gate1 voltage (V_{G1}) curves according to the drain voltage is shown in Fig. 3(a). The FBFET has super steep switching characteristics with a SS of less than 0.528 mV/dec. As the input pulse is applied to gate1, injected electrons are integrated in the floating body below gate2. If the electron concentration exceed the threshold for feedback, the FBFET is turned on by the positive feedback between the electrons and potential barrier. By using this charge accumulation property, the FBFET substitutes membrane capacitor. The smaller the amplitude of the pulse, the fewer electrons are accumulated in the floating body, so a larger number of pulses are required to turn on the FBFET (Fig. 3 (b)). The measurement result of the retention time of the accumulated electrons in the floating body according to V_{G2} is shown in Fig. 4 (a) and Fig. 4 (b) shows measurement voltage scheme. The 1st read voltage that is lower than V_T of the FBFET is applied to gate1. Then the FBFET is turned on by applying a voltage higher




FIGURE 5. (a) Proposed capacitor-less I&F neuron circuit diagram and (b) microscopy image of fabricated circuit.

than V_T , and the electrons are accumulated in the floating body. During hold time, gate1 and drain are grounded, and hold voltage is applied to gate2. After the hold time, the 2nd read voltage is applied. If the FBFET is turned on, the electrons remain in the floating body, but if the FBFET does not turn on, most of the electrons are removed by recombination. The retention time was defined as the hold period that the FBFET was able to turn on again. As the V_{G2} is increased, retention time is increased exponentially. If the 0.6 V hold voltage is applied to gate2, the retention time is increased to 0.4s. So we can control the charge retention time by applying V_{G2} , and implement adjustable leaky integration.

IV. CAPACITOR-LESS NEURON CIRCUIT

Fig. 5 illustrates the proposed capacitor-less neuron circuit diagram and microscopy image of fabricated circuit. The first inverter consists of the FBFET and a p-type MOSFET (P1), and the FBFET performs temporal integration function. To verify the circuit operation, circuit simulation was performed by the SILVACO TCAD and SPICE mixed mode simulation (Fig. 6). Fig. 6(a) shows input pluses, node1 and output voltage according to transient time. When the input pulse is applied, the electron concentration in the floating body of the FBFET is increased by the electrons injected from source (Fig. 6(b)). So, the input pulses are integrated by the injected electrons that accumulated in the floating body of the FBFET. And leaky integration is implemented by electron recombination. If the number of electrons exceeds the threshold point, the hole concentration in the floating body below the gate1 increases abruptly, and the FBFET is turned on very rapidly. During the accumulation period, V_{node1} is maintained at V_{dd} because the I_{SC} is suppressed by the FBFET. The drain current flows only in short moments when the first inverter switching occurs (Fig. 6(c)). In conventional CMOS neuron circuit, during the membrane capacitor is charged, the I_{SC} continues to flow and most of the energy is consumed at this period (Fig. 6(d)). The conventional CMOS neuron circuit is described in previous works [23].

Measurement results of the neuron circuit are shown in Fig. 7. The input pulses are applied by Keithley and node1 and output voltage is observed by oscilloscope. Due to the super steep characteristics and low off-current of the FBFET, I_{SC} of the inverter are perfectly suppressed before the inverter




FIGURE 6. Spice simulation results (a) each node bias, (b) charge concentration in the floating body (electron concentration in n-type body below the gate2, hole concentration is in p-type body below gate1), (c) drain current of FBFET, and (d) current of the 1st inverter in conventional CMOS neuron without FBFET.

switching, and the node1 voltage drops rapidly due to the FBFET. However, the FBFET cannot simply replace the NMOS. The FBFET cannot pull down the node1 voltage to the ground because the FBFET shuts off rapidly as the drain voltage decreases before the node1 voltage is discharged to ground (Fig. 7(b)). To pull down the node1 to ground, we used second positive feedback loop circuit between inverter (INV2) and NMOS (N1). After the FBFET initially turns on and pulls down the node1 abruptly, the N1 is turned on by INV2 and fully discharges node1 to the ground as shown in Fig. 7 (a). Finally, the output spike is generated and accumulated charges in FBFET are removed by recombination. And during the accumulation period, V_{node1} is maintained V_{dd} since the I_{SC} is suppressed by the FBFET. Fig. 7 (b) show the measurement result according to the amplitude of the




FIGURE 7. (a) Measurement result of the capacitor-less neuron circuit with FBFET. After the FBFET initially turns on and pulls down the node1 abruptly, then continuously the N1 fully discharges node1 to the ground. (b) Measurement result of integration property. The number of pulses to turn on the FBFET depends on the amplitude of the input pulse.

input pulse. When the amplitude of the input is low, the injected electrons are decreased and more pulses are required to turn on the FBFET. As the amplitude of the input is 0.32V, the FBFET is turned on after accumulating electrons for 7 pulses. Conversely, when a higher voltage pulse is applied, a large number of electrons are accumulated in the floating body during the only 2 pulses, causing the device to turn on and node1 voltage to drop. Therefore, the temporal integration is performed by the floating body effect and the FBFET can substitute the membrane capacitor effectively, reducing area and energy consumption.

V. CONCLUSION

In this work, we developed a capacitor-less I&F neuron circuit with FBFET that replace the membrane capacitor, resulting in reduced cell area and power consumption. And we successfully co-integrated FBFET and CMOS in a wafer using standard CMOS process. By incorporating FBFET to the neuron circuit, we can overcome the limits of conventional CMOS, suppress short-circuit current, and imitate integration property. And we demonstrate a method to utilize FBFET as a logic application.

REFERENCES

- [1] G. Indiveri, E. Chicca, and R. J. Douglas, "A VLSI array of low-power spiking neurons and bistable synapses with spike-timing dependent plasticity," *IEEE Trans. Neural Netw.*, vol. 17, no. 1, pp. 211–221, Jan. 2006.
- [2] T. Yu and G. Cauwenberghs, "Analog VLSI biophysical neurons and synapses with programmable membrane channel kinetics," *IEEE Trans. Biomed. Circuits Syst.*, vol. 4, no. 3, pp. 139–148, Jun. 2010.
- [3] V. Rangan, A. Ghosh, V. Aparin, and G. Cauwenberghs, "A subthreshold a VLSI implementation of the Izhikevich simple neuron model," in *Proc. IEEE Eng. Med. Biol. Conf. (EMBC)*, 2010, pp. 4164–4167.
- [4] E. M. Izhikevich, "Simple model of spiking neurons," *IEEE Trans. Neural Netw.*, vol. 14, no. 6, pp. 1569–1572, Nov. 2003.
- [5] J. H. B. Wijekoon and P. Dudek, "Compact silicon neuron circuit with spiking and bursting behavior," *Neural Netw.*, vol. 21, nos. 2–3, pp. 524–534, 2008.
- [6] A. Van Schaik, "Building blocks for electronic spiking neural networks," *Neural Netw.*, vol. 14, nos. 6–7, pp. 617–628, 2001.
- [7] P. Livi and G. Indiveri, "A current-mode conductance-based silicon neuron for address-event neuromorphic systems," in *Proc. IEEE Int. Symp. Circuits Syst.*, 2009, pp. 2898–2901.
- [8] C. Mead, "Analog VLSI and neural systems," in *Handbook*. Reading, MA, USA: Addison-Wesley, 1989.
- [9] G. Indiveri *et al.*, "Neuromorphic silicon neuron circuits," *Front. Neurosci.*, vol. 5, p. 73, May 2011.
- [10] T. Tuma, A. Pantazi, M. Le Gallo, A. Sebastian, and E. Eleftheriou, "Stochastic phase-change neurons," *Nat. Nanotechnol.*, vol. 11, pp. 693–699, May 2016.
- [11] J. Lin *et al.*, "Low-voltage artificial neuron using feedback engineered insulator-to-metal-transition devices," in *Proc. Electron Devices Meeting (IEDM)*, 2016, pp. 1–4.
- [12] M. Sharad, C. Augustine, G. Panagopoulos, and K. Roy, "Spin-based neuron model with domain-wall magnets as synapse," *IEEE Trans. Nanotechnol.*, vol. 11, no. 4, pp. 843–853, Jul. 2012.
- [13] V. Ostwal, R. Meshram, B. Rajendran, and U. Ganguly, "An ultra-compact and low power neuron based on SOI platform," in *Proc. Int. Symp. VLSI Technol. Syst. Appl.*, 2015, pp. 1–2.
- [14] M.-W. Kwon *et al.*, "Integrate-and-fire (I&F) neuron circuit using resistive-switching random access memory (RRAM)," *J. Nanosci. Nanotechnol.*, vol. 17, no. 5, pp. 3038–3041, 2017.
- [15] M.-W. Kwon, H. Kim, J. Park, and B.-G. Park, "Integrate-and-fire neuron circuit and synaptic device with floating body MOSFETs," *J. Semicond. Technol. Sci.*, vol. 14, no. 6, pp. 755–759, 2014.
- [16] M.-W. Kwon, H. Kim, J. Park, and B.-G. Park, "Integrate-and-fire neuron circuit and synaptic device using floating body MOSFET with spike timing-dependent plasticity," *J. Semicond. Technol. Sci.*, vol. 15, no. 6, pp. 658–663, 2015.
- [17] J. Park, M.-W. Kwon, H. Kim, S. Hwang, J.-J. Lee, and B.-G. Park, "Compact neuromorphic system with four-terminal Si-based synaptic devices for spiking neural networks," *IEEE Trans. Electron Devices*, vol. 64, no. 5, pp. 2438–2444, Apr. 2017. doi: 10.1109/TED.2017.2685519.
- [18] J. Park, M.-W. Kwon, H. Kim, and B.-G. Park, "Neuromorphic system based on CMOS inverters and Si-based synaptic device," *J. Nanosci. Nanotechnol.*, vol. 16, no. 5, pp. 4709–4712, May 2016. doi: 10.1166/jnn.2016.12234.
- [19] J.-J. Lee, J. Park, M.-W. Kwon, S. Hwang, H. Kim, and B.-G. Park, "Integrated neuron circuit for implementing neuromorphic system with synaptic device," *Solid-State Electron.*, vol. 40, pp. 34–40, Feb. 2018. doi: 10.1016/j.sse.2017.10.012.
- [20] R. Ranjan, M.-W. Kwon, J. Park, H. Kim, and B.-G. Park, "Neuron circuit using a thyristor and inter-neuron connection with synaptic devices," *J. Nanosci. Nanotechnol.*, vol. 15, no. 3, pp. 365–373, 2015.
- [21] S. Moradi, S. A. Bhave, and R. Manohar, "Energy-efficient hybrid CMOS-NEMS LIF neuron circuit in 28 nm CMOS process," in *Proc. IEEE Symp. Comput. Intell. (SSCI)*, 2017, pp. 1–5.
- [22] S. Dutta, V. Kumar, A. Shukla, N. R. Mohapatra, and U. Ganguly, "Leaky integrate and fire neuron by charge-discharge dynamics in floating-body MOSFET," *Sci. Rep.*, vol. 7, no. 1, p. 8257, 2017.
- [23] M.-W. Kwon *et al.*, "Integrate-and-fire neuron circuit using positive feedback field effect transistor for low power operation," *J. Appl. Phys.*, vol. 124, no. 15, 2018, Art. no. 152107.
- [24] C. W. Yeung, A. Padilla, T.-J. K. Liu, and C. Hu, "Programming characteristics of the steep turn-on/off feedback FET (FBFET)," in *Proc. VLSI Technol.*, 2009, pp. 176–177.
- [25] M. Kim, Y. Kim, D. Lim, S. Woo, K. Cho, and S. Kim, "Steep switching characteristics of single-gated feedback field-effect transistors," *Nanotechnology*, vol. 28, no. 5, 2016, Art. no. 055205.
- [26] Y. Jeon, M. Kim, D. Lim, and S. Kim, "Steep subthreshold swing n- and p-channel operation of bendable feedback field-effect transistors with $p^+ - i - n^+$ nanowires by dual-top-gate voltage modulation," *Nano Lett.*, vol. 15, no. 8, pp. 4905–4913, 2015.
- [27] J. Wan, C. Le Royer, A. Zaslavsky, and S. Cristoloveanu, "Progress in Z2-FET 1T-DRAM: Retention time, writing modes, selective array operation, and dual bit storage," *Solid-State Electron.*, vol. 84, pp. 147–154, Jun. 2013.
- [28] C. Lee, E. Ko, and C. Shin, "Steep slope silicon-on-insulator feedback field-effect transistor: Design and performance analysis," *IEEE Trans. Electron Devices*, vol. 66, no. 1, pp. 286–291, Jan. 2019.
- [29] S. Hwang, H. Kim, D. W. Kwon, J.-H. Lee, and B.-G. Park, "Si_{1-x}Ge_x positive feedback field-effect transistor with steep subthreshold swing for low-voltage operation," *J. Semicond. Technol. Sci.*, vol. 17, no. 2, pp. 216–222, 2017.
- [30] Y. Kim, M.-W. Kwon, K.-C. Ryoo, S. Cho, and B.-G. Park, "Design and electrical characterization of 2-T thyristor RAM with low power consumption," *IEEE Electron Device Lett.*, vol. 39, no. 3, pp. 355–358, Mar. 2018.
- [31] H. Mulaosmanovic *et al.*, "Working principles of a DRAM cell based on gated-thyristor bistability," *IEEE Electron Device Lett.*, vol. 35, no. 9, pp. 921–923, Sep. 2014.
- [32] J. Cho, D. Lim, S. Woo, K. Cho, and S. Kim, "Static random access memory characteristics of single-gated feedback field-effect transistors," *IEEE Trans. Electron Devices*, vol. 66, no. 1, pp. 413–419, Jan. 2019.