Received 30 March 2019; revised 7 May 2019; accepted 14 May 2019. Date of publication 17 May 2019; date of current version 7 June 2019. The review of this paper was arranged by Editor C.-M. Zetterling.

Digital Object Identifier 10.1109/JEDS.2019.2917563

## First Demonstration of Short-Circuit Capability for a 1.2 kV SiC SWITCH-MOS

# MASATAKA OKAWA<sup>1</sup>, RUITO AIBA<sup>1</sup>, TAIGA KANAMORI<sup>1</sup>, YUSUKE KOBAYASHI<sup>2</sup>, SHINSUKE HARADA<sup>2</sup>, HIROSHI YANO<sup>1</sup> (Member, IEEE), AND NORIYUKI IWAMURO<sup>10</sup> (Senior Member, IEEE)

1 Graduate School of Pure and Applied Sciences, University of Tsukuba, Tsukuba 305-8573, Japan 2 Advanced Power Electronics Research Center, National Institute of Advanced Industrial Science and Technology, Tsukuba 305-0035, Japan

CORRESPONDING AUTHOR: N. IWAMURO (e-mail: iwamuro.noriyuki.fb@u.tsukuba.ac.jp)

The work of N. Iwamuro was supported by the University of Tsukuba.

**ABSTRACT** In this paper, the authors report a unique short circuit failure mechanism of a 1.2 kV silicon carbide (SiC) SBD-wall-integrated trench MOSFET (SWITCH-MOS), using numerical simulations and experimental validation. When the Schottky barrier height in the SWITCH-MOS was set at 1.20 eV, the short-circuit withstand time was roughly half that of a conventional SiC trench MOSFET. This is because, in the SWITCH-MOS, the thermionic-field emission electrons passing through the embedded SBD continue flowing into the high electric field in the n- drift region, even after the gate is turned off. This causes heat generation in the device, resulting in thermal runaway. Using a novel methodology for improving the short-circuit capability, it was confirmed that metal with a high Schottky barrier height of 1.75 eV can significantly improve the SWITCH-MOS short-circuit capability, making it comparable to that of conventional SiC trench MOSFETs, and suggesting SWITCH-MOS devices may be superior power devices for use in high frequency inverters.

**INDEX TERMS** Silicon carbide, SWITCH-MOS, short-circuit capability, thermionic-field emission, Schottky barrier height.

## I. INTRODUCTION

A 1.2kV 4H-silicon carbide (SiC) trench metal-oxidesemiconductor field-effect-transistor (MOSFET) with embedded trench Schottky barrier diode (SBD), known as an SBD-wall-integrated trench MOSFET (SWITCH-MOS), has been proposed and fabricated [1]. The SWITCH-MOS is a unique device consisting of a trench-SBD-integrated trench MOSFET with a small cell pitch, enabling the device to achieve both low on-resistance and inactivation of the body pin diode for reliable operation [2], [3]. Also, the device features superior fast switching characteristics even at high temperature. This is because of small recovery current when the drain current is turned on, owing to the operation of the embedded SBD and the extremely high dV/dt both in the turn-on and turn-off state, due to the smaller reverse transfer capacitance [4]. A further significant benefit of the SWITCH-MOS is that the MOSFET and SBD share not only the forward conduction layer but also the edge termination regions, resulting in a significant reduction

in SiC wafer area. This also reduces the number of dies which must be assembled in the SiC MOSFET module, and reduces their assembly time, resulting in reduced module cost [5]–[12].

In power inverter applications, there is a particularly strict requirement for SiC MOSFETs to be capable of withstanding the high-current flow that occurs during the short-circuit state, so that the devices must withstand a high current flow while supporting high voltage being applied to the drain electrode. Based on experimental and numerical analysis, the present study investigated the short-circuit capability and a failure mechanism of the SWITCH-MOS. Further, it proposes and verifies a novel methodology for enhancing the device's short-circuit capability.

#### II. SHORT CIRCUIT EXPERIMENTS A. THE TESTED DEVICE

Figure 1 shows a schematic cross section of a fabricated 1.2 kV SWITCH-MOS with a cell pitch of 5  $\mu$ m and a die



FIGURE 1. Schematic cross section of SWITCH-MOS.

size of 3 mm  $\times$  3 mm. The fabrication process is summarized in [1].

Titanium was used as the Schottky metal (embedded SBD as shown in Fig. 1), and its measured barrier height was 1.20 eV on the (1100)-face (m-face) of the 4H-SiC wafer. The static device characteristics of the 1.2-kV SWITCH-MOS and a conventional trench MOSFET, the IE-UMOSFET [13], were measured, and are summarized in Table 1. The IE-UMOSFET is a SiC trench gate power MOSFET with low on-resistance; IE stands for implantation and epitaxial growth, the processes involved in the p-base formation. High channel mobility was achieved in an epitaxially grown channel region with a low acceptor concentration. In the fabrication of both the SWITCH-MOS and IE-UMOSFET, the buried p+ and trench bottom p+ shielding regions, which together function as the gate shielding structure, were formed using high-dose aluminum-ion (Al<sup>+</sup>) implantation. Thickness and doping concentration of the ndrift layer were 10  $\mu$ m and 8  $\times$  10<sup>15</sup> cm<sup>-3</sup>, respectively, and the gate oxide thickness was 80 nm. In addition to these, a relatively high-dose n region was inserted between the p- base and n- drift region, as a current spreading layer. Both devices were assembled in TO-247 packages. In the SWITCH-MOS, the breakdown voltage and specific on-resistance were 1576 V (with a drain current  $(I_d)$  of 0.1 mA at room temperature) and 3.3 m $\Omega$ cm<sup>2</sup> (gate-to-source voltage (V<sub>gs</sub>) of 20 V at room temperature), respectively. The SWITCH-MOS was identical to the IE-UMOSFET in structure and dimensions, except for the presence of an embedded trench SBD, so that the corresponding values for the IE-UMOSFET were 1605 V and 3.3 m $\Omega$ cm<sup>2</sup>. It was found that the drain leakage current in the SWITCH-MOS was successfully suppressed, and roughly the same as in the IE-UMOSFET, comparable to a number of commercialized SiC trench MOSFETs. For example, the measured leakage current of the Infineon 1.2 kV SiC trench MOSFET (DF23MR12W1M1\_B11) was 157 nA at a drain voltage of 1200 V. This means that the embedded Schottky diode regions in the SWITCH-MOS were sufficiently shielded

IABLE I.	weasured sta	lic characteristic	S OT SWITCH-INIUS	and IE-UMUSPEI.

	SWITCH-MOS	IE-UMOSFET
Die size	$3.0 \times 3.0 \text{ mm}^2$	
Break down voltage (V, $@I_d = 0.1 \text{ mA})$	1576	1605
Leakage current (nA, @V ds=1200 V, R.T.)	310	410
Threshold voltage (V, @R.T.)	3.7	3.2
Specific on resistance (m $\Omega$ cm <sup>2</sup> , @V <sub>gs</sub> = 20 V, R.T.)	3.3	3.2



FIGURE 2. (a) Short-circuit measurement hardware and (b) diagram of the equivalent circuit. The gate resistance was set at 47  $\Omega.$ 

via the p- base and p+ regions, which act as the JBS (junction barrier-controlled Schottky) structure in forward blocking mode [14]. The substrate resistivity and thickness in both the SWITCH-MOS and IE-UMOSFET were 20 m $\Omega$ cm and 350  $\mu$ m, so the specific on-resistance of these devices could be improved of as small as less than 3.0 m $\Omega$ cm<sup>2</sup>, in the case of 150  $\mu$ m substrate. The gate threshold voltages were 3.7 V for the SWITCH-MOS and 3.2 V for the IE-UMOSFET, at room temperature.

## **B. MEASUREMENTS FOR SHORT-CIRCUIT CAPABILITY**

Figure 2 shows the experimental setup for the short-circuit test, and a diagram of the equivalent circuit. There are three main types of short-circuit test configurations mainly for silicon insulated gate bipolar transistors (IGBTs); 1) a direct turn-on of the IGBT to a short circuit, 2) a short circuit during the IGBT conduction mode, and 3) a short circuit across the load during the freewheeling diode conduction mode [15]. Configuration 1) was used in this study. Before turning on the SiC MOSFETs, a high DC voltage of 800 V was applied to the devices, while a negative voltage of -4 V was applied



FIGURE 3. Measured short-circuit waveforms of (a) SWITCH-MOS and (b) IE-UMOSFET at a DC bus voltage of 800 V ( $@V_{gs} = +15V/-4$  V, R.T.).

at the gate electrode. The measurement was performed at a positive gate voltage of +15 V. The pulse duration time was increased at intervals of 0.5  $\mu$ sec until failure of the device under the test (DUT). According to [16], a high drain surge voltage in a MOSFET after device turn-off can trigger an avalanche failure. Therefore, in this study, a gate resistor providing a relatively high gate resistance ( $R_g$ ) of 47  $\Omega$  was connected to the gate electrode, to limit dI/dt for soft turnoff when measurements were taken. In this paper, all the measurements were performed at room temperature (R.T.).

#### III. INVESTIGATION OF A SHORT CIRCUIT FAILURE MECHANISM AND DEVICE IMPROVEMENT

Figure 3 shows the measured short-circuit current and voltage waveforms of the SWITCH-MOS and IE-UMOSFET. It



**FIGURE 4.** Measured short-circuit waveforms of state-of-the-art silicon 1.2 kV trench FS-IGBT at DC bus voltage of 800 V ( $@V_{gs} = +15/-15$  V, R.T.).



FIGURE 5. Simulated drain current of (a) SWITCH-MOS ( $\emptyset_b = 1.20 \text{ eV}$ ) and (b) IE-UMOSFET in the short-circuit state, at a DC bus voltage of 800 V (Vgs = +15 V/-4 V, R.T.).

reveals that the drain current increases to more than 130 amperes (current density  $J \sim 2300$  A/cm<sup>2</sup>) in both devices, and then decreases with time. The decrease in drain current was caused by the reduction in electron mobility, due to self-heating of the devices. The SWITCH-MOS failed at 6.0 µsec, 40 % sooner than the IE-UMOSFET. Further, it can be seen that the SWITCH-MOS failed about 2 µsec of after the gate was turned off. Hence, the SWITCH-MOS showed less short-circuit withstand capability. Figure 4 shows the measured short-circuit capability of a state-of-the-art 1.2 kV silicon trench field-stop (FS) IGBT. The trench FS-IGBT failure occurred 195 µsec after turn-off, when an 8.6 µsec gate pulse was applied. Precise experimental and numerical analysis of the failure mechanism has shown that significant increases in the device temperature result in thermal runaway during the blocking state, just after the short-circuit turnoff [17]. Thus, two-dimensional electro-thermal mixed-mode device simulations using Sentaurus TCAD are deployed to reveal the internal dynamics of the SWITCH-MOS [18]. Device structures used for the simulation analyses included backside thermal resistance of 0.052 cm<sup>2</sup> K/W to model the solder layer and packaging materials used in a conventional TO-247 package to take the transient heat flow into



**FIGURE 6.** Simulated (a) total current density, (b) hole current density, and (c) lattice temperature distribution of the SWITCH-MOS ( $\emptyset_b = 1.20 \text{ eV}$ ), with varying short-circuit period, when the 4.4 µsec gate pulse was applied. The time  $t = 3.5 \mu$ sec corresponds to the time just before gate turn-off;  $t = 8.0 \mu$ sec to the time just after gate turn-off; and  $t = 12.4 \mu$ sec to the time just after the drain current rapidly increased. The results correspond to the calculated waveforms shown in Fig. 5.

account. In the present study, the thermal boundaries for the device were placed both on its front surface and backside. Figure 5 shows the simulated drain current waveforms of the SWITCH-MOS and the IE-UMOSFET in the short-circuit state, at a DC bus voltage of 800 V. As aforementioned, the Schottky barrier height in the SWITCH-MOS was set at 1.20 eV, which corresponds to the measured results for titanium as Schottky metal. It was found that the shortcircuit withstand time of SWITCH-MOS was 50% less than in the simulation results. Figure 6 shows the total current, hole current density and temperature distribution for the SWITCH-MOS, which correspond to the results shown in Fig. 5. Figures 6 (b) and (c) show that, unlike in previous research results for SiC trench MOSFETs [19], just before the device is turned off ( $t = 3.5 \,\mu \text{sec}$ ), hardly any hole current flows in the n- drift region. This is because of the low level of generated power dissipation in the device, owing to the relatively small short-circuit time. The figure reveals that the lattice temperature and current density in the SBD region increased to 1070 K and 61.8 A/cm<sup>2</sup>, respectively, at  $t = 3.5 \,\mu$ sec. Furthermore, it was found from the simulation

results that the electric field in the SBD region was limited to roughly 0.41 MV/cm, owing to the pinch-off effect of the depletion layer around the SBD. Thus, estimating the leakage current through the SBD with such high temperature and relatively low electric field, using Equation (1) (based on the thermionic-field emission theory [20], [21]), the calculated leakage current density  $J_{\text{TFE}}$  is 18.4 A/cm<sup>2</sup>, which is comparable to the simulation value;

$$J_{\text{TFE}} = \frac{A^* T q \hbar E}{k} \sqrt{\frac{\pi}{2m_n^* k T}} \\ \times \exp\left[-\frac{1}{kT} \left( \varnothing_{\text{b}} - \Delta \varnothing_{\text{b}} - \frac{(q \hbar E)^2}{24m_n^* (kT)^2} \right) \right]$$
(1)

where  $\hbar$  is the reduced Planck's constant (=  $h/2\pi$ ),  $m_n^*$  is the electron effective mass in 4H-SiC (=  $0.33 \times m_0$ ) [22], and *E* is the electric field at the Schottky interface. The effective Richardson constant  $A^*$  is set at 146 (A/cm<sup>2</sup>/K<sup>2</sup>) [23], with a barrier height  $\emptyset_b$  of 1.20 eV, temperature *T* of 1070 K, and electric field *E* of 0.41 MV/cm, which come from the



FIGURE 7. Simulated (a) total current density, (b) hole current density, and (c) lattice temperature distribution in the IE-UMOSFET, with varying short-circuit period, when a 4.4  $\mu$ sec gate pulse was applied. The time  $t = 3.5 \mu$ sec corresponds to the time just before gate turn-off; and  $t = 12.0 \mu$ sec to the time just after gate turn-off. The results correspond to the calculated waveforms shown in Fig. 8.

simulation results at  $t = 3.5 \ \mu \text{sec}$  (Fig. 6). The  $\Delta \varnothing_b$  represents the potential barrier lowering owing to the image charge induced in the Schottky metal under the zero bias. Interestingly, the figure reveals that the large emission of thermionic-field electrons does not stop, even after the gate is turned off ( $t = 8.0 \ \mu sec$ ), so that the heat generation continues in the device, though the drain current decreases. By  $t = 12.4 \,\mu$ sec, the lattice temperature and total current density at the embedded SBD region increased to 1605 K and about 1200 A/cm<sup>2</sup>, respectively (Fig. 6). The calculated leakage current density  $J_{\text{TFE}}$ , based on Equation (1), is 850 A/cm<sup>2</sup>, with a temperature T of 1605 K and electric field E of 0.38 MV/cm, as in the simulation results at  $t = 12.4 \ \mu \text{sec}$  (Fig. 6). Notably, it can be seen that the parasitic npn transistor was not activated in the SWITCH-MOS, even after the rapid increase in the drain current. This is mainly because the calculated short-circuit withstand time in the SWITCH-MOS was so short (4.4  $\mu$ sec) that the power dissipation to generate holes became small, resulting in reduced hole current passing through the p base near the n+ source, and thus the npn transistor did not activate.



**FIGURE 8.** Simulated drain current of the IE-UMOSFET in the short-circuit state at DC bus voltage of 800 V when the 4.4  $\mu$ sec gate pulse was applied (@Vgs = +15/-4 V, R.T.).

Since the high lattice temperature near the SBD region in the SWITCH-MOS was higher than the SBD processing temperature, and thus could damage the Schottky interface, the leakage current in the forward blocking state was measured,



**FIGURE 9.** Simulated total current, hole current density, and lattice temperature distribution of the IE-UMOSFET, with varying short-circuit period, when an 8.8  $\mu$ sec gate pulse was applied. The time  $t = 8.3 \ \mu$ sec corresponds to the time of just before gate turn-off; time  $t = 21.5 \ \mu$ sec to the time of just after gate turn-off and  $t = 41.6 \ \mu$ sec to the time just after the drain current rapidly increased. The results correspond to the calculated waveforms shown in Fig. 5.



**FIGURE 10.** Comparison of the simulated drain current in the short-circuit state in SWITCH-MOSs with higher ( $\emptyset_{b} = 1.75 \text{ eV}$ ) and lower ( $\emptyset_{b} = 1.20 \text{ eV}$ ) Schottky barrier metal, at a DC bus voltage of 800 V (R.T.).

by using the SWITCH-MOS just after measuring the short circuit waveforms with gate pulse duration of  $5.4\mu$ sec. This pulse duration corresponds to 90 % of the short-circuit capability of the SWITCH-MOS (see Fig. 3), so the lattice temperature near the SBD region could feasibly

ttice ter

618

reach roughly 1070 K. The measured leakage current was 348 nA, similar to the result shown in Table 1; therefore, there is little possibility that the Schottky interface was damaged during the short-circuit test. Figure 7 shows the total current, hole current density, and lattice temperature distribution in the IE-UMOSFET, when a 4.4 µ sec gate pulse was applied. The calculated drain current in the IE-UMOSFET, corresponding to Fig. 7, is shown in Fig. 8. Comparing the respective results for the total current, hole current density and lattice temperature distribution just before turning off the IE-UMOSFET and SWITCH-MOS (both at  $t = 3.5 \,\mu sec$ ), it is clear that the results was almost identical to each other, except for the presence of the leakage current through the SBD in the SWITCH-MOS. After the gate turn-off, the MOS channel current stops flowing into the n- drift region, and the IE-UMOSFET can be successfully turned off. These results suggest that the short-circuit capability of the SWITCH-MOS with a  $\emptyset_b$  of 1.20 eV is less that of the IE-UMOSFET, because the thermionic-field emission electrons passing through the embedded SBD do not stop flowing into the high electric field in the n- drift region,



**FIGURE 11.** Simulated total current, hole current density, and lattice temperature distribution of the SWITCH-MOS ( $\emptyset_{b} = 1.75 \text{ eV}$ ), with varying short-circuit period. The time  $t = 3.5 \mu$ sec corresponds to the same time in Fig. 7, for comparison  $t = 8.2 \mu$ sec to the time of just after the gate turn-off; and  $t = 10.1 \mu$ sec to the time just after the drain current rapidly increased. The results correspond to the calculated waveforms shown in Fig. 10.

owing to the high lattice temperature near the SBD region. Hence, unlike in the case of IGBT, the SWITCH-MOS leakage current as a tail current after device turn-off is caused by not the electron-hole recombination but the thermionicfield emission electrons passing through the embedded SBD described above. Further, it should be noted that the time delay between the SWITCH-MOS turn-off and device failure (as in Fig. 3) corresponds to the time required for heat to generate in the n- drift region, diffuse to the embedded SBD, and finally act to increase the emission of thermionic-field electrons. This positive feedback loop is a failure mechanism known as thermal runaway, and unique to the SWITCH-MOS. Figure 9 shows the total current, hole current density, and lattice temperature distribution for the IE-UMOSFET, when an 8.8  $\mu$ sec gate pulse was applied. This corresponds to the results shown in Fig. 5. As the figure shows, the simulated lattice temperature and hole current density in the n- drift layer of the IE-UMOSFET increased more than the SWITCH-MOS, reaching roughly 1658 K and 0.05 A/cm<sup>2</sup>, respectively, just before the gate turn-off at  $t = 8.3 \ \mu sec$ . As a result, the generated hole current being collected and

TABLE 2. Dependence of calculated  $J_{\text{TFE}}$  on the barrier height  $\varnothing_{\text{b}}$  under high temperatures using eq. (1) (@E = 0.41 MV/cm).

J TFE [ A/cm <sup>2</sup> ]		Temperature [K]		
		1000	1070	1140
<b>A</b> . [AV]	1.20	8.1	18.4	38.0
Ψb[ev]	1.75	1.38×10 <sup>-2</sup>	4.76×10 <sup>-2</sup>	1.41×10 <sup>-1</sup>

passing through the p base near the n+ source region increased, activating the parasitic npn bipolar transistor at 21.5 µsec and 41.6 µsec. This mechanism is identical to that reported in [19].

Table 2 shows that the leakage current  $J_{\text{TFE}}$  is strongly dependent on the Schottky barrier height  $\emptyset_b$ , and can be reduced by more than 1/100 when  $\emptyset_b$  is set at 1.75 eV, a value corresponding to the measured result for nickel on the (1100) face of 4H-SiC wafer [24].

Figure 10 shows a comparison of the simulated drain current in the short-circuit state in a SWITCH-MOS with  $\emptyset_b$  of 1.75 eV and 1.20 eV, respectively, at a DC bus voltage

of 800 V. The short-circuit capability of the SWITCH-MOS with  $\emptyset_{\rm b}$  of 1.75 eV was improved, and nearly comparable to that of the IE-UMOSFET shown in Fig. 5. Figure 11 shows the total current, hole current density, and lattice temperature distribution of the SWITCH-MOS with  $\emptyset_{\rm b}$  of 1.75 eV, which correspond to the results shown in Fig. 10. The figure reveals that the thermionic-field emission electrons passing through the SBD can be successfully suppressed. For example, at a high lattice temperature about 1085 K, at 3.5 µsec during the short-circuit transient, the thermionic-field emission leakage current can be reduced to  $0.16 \text{ A/cm}^2$ , which is only 0.26 % of the SWITCH-MOS with  $\emptyset_b$  of 1.20 eV, as shown in Fig. 6. Notably, the calculated short-circuit withstand time of the SWITCH-MOS with higher  $\emptyset_b$  improved to 8.2 µsec, resulting in greater power dissipation and hole generation, which increased the hole current passing through the p base near the n+ source, and finally activated the parasitic npn transistor. From these results, it can be concluded that the SWITCH-MOS short-circuit withstand capability will improve with the use of metals with a higher Schottky barrier height  $\emptyset_{\rm h}$ . Further, it should be noted that the time delay between the high-Ø<sub>b</sub> SWITCH-MOS turn-off and device failure (shown in Fig. 10) corresponds to the time required for heat to generate in the n- drift region, diffuse to the embedded SBD and p base/n+ source junction in the parasitic npn transistor, and finally act to increase the emission of thermionic-field electrons and activate the npn transistor. This positive feedback loop is the failure mechanism in the SWITCH-MOS with higher  $\emptyset_b$ .

#### **IV. CONCLUSION**

In the present study, for the first time, an experimental and numerical investigation of a SWITCH-MOS shortcircuit failure mechanism was conducted. The measured results revealed that a SWITCH-MOS with titanium as the Schottky metal had 40 % less withstand capability than an IE-UMOSFET. Further, the study showed that the thermionic-field emission electrons passing through the embedded SBD do not stop flowing into the high electric field in the n- drift region, due to the high lattice temperature near the SBD region, even after the gate is turned off; and as a result, heat generation continues to take place in the device. This heat diffuses to the embedded SBD region, and finally acts to increase the emission of thermionic-field electrons. This positive feedback loop, known as thermal runaway, is the failure mechanism of the short-circuit state, and unique to the SWITCH-MOS. Finally, it was numerically verified that the use of Schottky metals with higher barrier height can effectively improve the short-circuit capability of a SWITCH-MOS, enabling the device to be utilized in inverters with high frequency operation.

## ACKNOWLEDGMENT

This work has been implemented under a joint research project of Tsukuba Power Electronics Constellations (TPEC). Co-author Yusuke Kobayashi is assigned by Fuji Electric Co., Ltd.

#### REFERENCES

- Y. Kobayashi *et al.*, "Body PiN diode inactivation with low onresistance achieved by a 1.2 kV-class 4H-SiC SWITCH-MOS," in *IEEE IEDM Tech. Dig.*, San Francisco, CA, USA, 2017, pp. 9.1.1–9.1.4.
- [2] H. Lendenmann, P. Bergman, F. Dahlquist, and C. Hallin, "Degradation in SiC bipolar devices: Sources and consequences of electrically active dislocations in SiC," *Mater. Sci. Forum*, vols. 433–436, pp. 901–906, 2003.
- [3] A. Agarwal, H. Fatima, S. Haney, and S.-H. Ryu, "A new degradation mechanism in high-voltage SiC power MOSFETs," *IEEE Electron Device Lett.*, vol. 28, no. 7, pp. 587–589, Jul. 2007.
  [4] R. Aiba *et al.*, "Experimental demonstration on superior switching the supervised of the VCC CMUTCH MOC"." In Proc. July 2007.
- [4] R. Aiba et al., "Experimental demonstration on superior switching characteristics of 1.2 kV SiC SWITCH-MOS," in Proc. Int. Symp. Power Semicond. Devices ICs, May 2019, pp. 23–26.
- [5] K. Shenai and B. J. Baliga, "Monolithically integrated power MOSFET and Schottky diode with improved reverse recovery characteristics," *IEEE Trans. Electron Devices*, vol. 37, no. 4, pp. 1167–1169, Apr. 1990.
- [6] H. Jiang, J. Wei, X. Dai, M. Ke, C. Zheng, and I. Deviny, "Silicon Carbide split-gate MOSFET with merged Schottky barrier diode and reduced switching loss," in *Proc. Int. Symp. Power Semicond. ICs*, Jun. 2016, pp. 59–63.
- [7] W. Sung and B. J. Baliga, "Monolithically integrated 4H-SiC MOSFET and JBS diode (JBSFET) using a single ohmic/Schottky process scheme," *IEEE Electron Device Lett.*, vol. 37, no. 12, pp. 1605–1608, Dec. 2016.
- [8] K. Kawahara et al., "6.5 kV Schottky-barrier-diode-embedded SiC-MOSFET for compact full-unipolar module," in Proc. Int. Symp. Power Semicond. ICs, May 2017, pp. 41–44.
- [9] F.-J. Hsu *et al.*, "High efficiency high reliability SiC MOSFET with monolithically integrated Schottky rectifier," in *Proc. Int. Symp. Power Semicond. ICs*, May 2017, pp. 45–48.
  [10] H. Jiang *et al.*, "SiC MOSFET with built-in SBD for reduction of
- [10] H. Jiang et al., "SiC MOSFET with built-in SBD for reduction of reverse recovery charge and switching loss in 10-kV applications," in Proc. Int. Symp. Power Semicond. ICs, May 2017, pp. 49–52.
- [11] S. Hino *et al.*, "Demonstration of SiC-MOSFET embedding Schottky barrier diode for inactivation of parasitic body diode," *Mater. Sci. Forum*, vol. 897, pp. 477–482, May 2017.
- [12] A. Kanale, K. Han, B. J. Baliga, and S. Bhattachaya, "Superior short circuit performance of 1.2 kV SiC JBSFETs compared to 1.2 kV SiC MOSFETs," in *Proc. Abstract Eur. Conf. Silicon Carbide Related Mater.*, Sep. 2018, paper WE.P.MO9.
- [13] S. Harada et al., "1200 V SiC IE-UMMOSFET with low on-resistance and high threshold voltage," Mater. Sci. Forum, vol. 897, pp. 497–500, May 2017.
- [14] B. J. Baliga, "The pinch rectifier: A low-forward-drop high-speed power diode," *IEEE Electron Device Lett.*, vol. EDL-5, no. 6, pp. 194–196, Jun. 1984.
- [15] J. Lutz, H. Schlangenotto, U. Scheuermann, and R. De Donker, Semiconductor Power Devices. Berlin, Germany: Springer-Verlag, 2011.
- [16] M. Namai, J. An, H. Yano, and N. Iwamuro, "Experimental and numerical demonstration and optimized methods for SiC trench MOSFET short-circuit capability," in *Proc. Int. Symp. Power Semicond. Devices ICs*, 2017, pp. 363–366.
- [17] M. Otsuki, Y. Onozawa, H. Kanemaru, Y. Seki, and T. Matsumoto, "A study on the short-circuit capability of field-stop IGBTs," *IEEE Trans. Electron Devices*, vol. 50, no. 6, pp. 1525–1531, Jun. 2003.
- [18] TCAD Sentaurus Device Manual, Synopsys, Inc., Mountain View, CA, USA, 2017.
- [19] M. Namai, J. An, H. Yano, and N. Iwamuro, "Investigation of shortcircuit failure mechanisms of SiC MOSFETs by varying DC bus voltage," *Jpn. J. Appl. Phys.*, vol. 57, no. 7, 2018, Art. no. 0741021.
- [20] T. Hatakeyama and T. Shinohe, "Reverse characteristics of a 4H-SiC Schottky barrier diode," *Mater. Sci. Forum*, vols. 389–393, pp. 1169–1172, Apr. 2002.
- [21] M. Higashiwaki *et al.*, "Temperature-dependent capacitance-voltage and current-voltage characteristics of Pt/Ga<sub>2</sub>O<sub>3</sub> (001) Schottky barrier diodes fabricated on n<sup>-</sup> - Ga<sub>2</sub>O<sub>3</sub> drift layers grown by halide vapor phase epitaxy," *Appl. Phys. Lett.* vol. 108, no. 13, 2016, Art. no. 133503.
- [22] T. Kimoto and J. A. Cooper, Fundamentals of Silicon Carbide Technology: Growth, Characterization, Devices, and Applications. Singapore: Wiley, Nov. 2014.
- [23] A. Itoh, T. Kimoto, and H. Matsunami, "High performance of highvoltage 4H-SiC Schottky barrier diodes," *IEEE Electron Device Lett.*, vol. 16, no. 6, pp. 280–282, Jun. 1995.
- [24] Y. Kobayashi *et al.*, "Evaluation of Schottky barrier height on 4H-SiC m-face {1-100} for Schottky barrier diode wall integrated trench MOSFET," *Jpn. J. Appl. Phys.*, vol. 56, no. 4S, pp. 1–6, 2017.