Received 7 December 2018; revised 25 January 2019; accepted 6 February 2019. Date of publication 12 February 2019; date of current version 8 March 2019. The review of this paper was arranged by Editor C. Bulucea.

*Digital Object Identifier 10.1109/JEDS.2019.2898697*

# **Monitoring of FinFET Characteristics Using**  $\Delta V_{\text{DIBLSS}}/l_{\text{on}}/l_{\text{off}})$  and  $\Delta V_{\text{DIBL}}/l_{\text{on}}/l_{\text{off}})$

**YI-CHUEN EN[G](https://orcid.org/0000-0003-0858-0946) (Me[mbe](https://orcid.org/0000-0002-2610-5877)r, IEEE), LUKE HU (Member, IEEE), TZU-FENG CHANG, CHIH-YI WANG, STEVEN HSU, OSBERT CHENG (Member, IEEE), CHIEN-TING LIN, YU-SHIANG LIN, ZEN-JAY TSAI, TED WANG, TOUBER TSENG, CHIH-WEI YANG, AND CHIN-YANG HSIEH**

> Advanced Technology Development Division, United Microelectronics Corporation, Tainan 744, Taiwan CORRESPONDING AUTHOR: Y.-C. ENG (e-mail: yi\_chuen\_eng@umc.com and eyc03m@yahoo.com)

**ABSTRACT** In this paper, we present a descriptive analysis of a performance index,  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$ , used for performance monitoring. Scaled n- and p-channel metal–oxide–semiconductor field-effect transistors (MOSFETs) (planar and FinFET devices) are included for comparison of performance trends. Also, the simplified  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$  for monitoring the electrical characteristics of MOSFET devices is proposed due to the "quick measurements" required in the last step of the semiconductor manufacturing process.  $\Delta V_{\rm DIBL}/(I_{\rm on}/I_{\rm off})$  only accounts for drain-induced barrier lowering in its numerator and on/off current ratio in its denominator. The calculation process for  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$  is much quicker than for  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$ , where we need to make an extra measurement of the value of the subthreshold swing. Performance metrics, such as  $I_{on}/I_{off}$  and intrinsic gain,  $g_m \times r_o$ , are reported using  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$  and  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$ .  $\Delta V_{\text{DIBLSS}}$  of about 100 mV in scaled MOSFETs is required to ensure that the gate control is strong. Since  $I_{on}/I_{off}$  is a sensitive function of threshold voltage, the estimates of the  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$  and  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$  are therefore dependent on the design of threshold voltage. In planar MOSFETs, small values of  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$  and  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$  are hard to achieve. However, in FinFETs, it is easy to achieve the performance requirements due to its tri-gate structure.

**INDEX TERMS**  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$ ,  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$ , FinFETs, intrinsic gain, performance metrics, scaled MOSFETs.

## **I. INTRODUCTION**

The expression,  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$ , was introduced to evaluate the performance of scaled metal–oxide–semiconductor field–effect transistors (MOSFETs) [\[1\]](#page-5-0), [\[2\]](#page-5-1). Four key parameters extracted from MOSFET subthreshold characteristics are combined into a single parameter reflecting the performance.  $\Delta V_{\text{DIBL}}$  is calculated as the difference between linear threshold voltage,  $V_{t,lin}$ , and saturation threshold voltage,  $V_{t, sat}$ .  $\Delta V_{SS}$  is defined to be approximately the value of the subthreshold swing (SS).  $\Delta V_{\text{DIBLSS}}$  is the sum of  $\Delta V_{\text{DIBL}}$  and  $\Delta V_{\text{SS}}$ . It is interesting to note that the value of the *I*on/*I*off, which reflects the "quality" of a transistor, is affected by the value of the  $\Delta V_{\text{DIBLSS}}$ .  $I_{\text{on}}$  is the drain on–state current and *I*off is the drain off–state current. As the gate length is reduced, the value of the  $\Delta V_{\text{DIBLSS}}$  needs to be as small as 100 mV. The reason for this requirement is to maintain gate control over the channel potential barrier height  $[2]$ – $[4]$ . As a result, the value of the  $I_{on}/I_{off}$  should be 10<sup>6</sup>. Hence a  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$  of about 10<sup>-4</sup> mV is obtained. These results are described in [\[2\]](#page-5-1). If a highly scaled transistor cannot meet the requirements mentioned above, we may say that the poor short–channel performance is expected and acts as a bottleneck for further scaling [\[5\]](#page-5-3), [\[6\]](#page-5-4).

We carefully studied the fundamental concepts of  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$  in more detail. As discussed earlier, for example, we showed that the  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$  value should be about (or below)  $10^{-4}$  mV. The FinFET with this requirement is to have a strong control over short–channel effects (SCEs). Note, however, that the focus was on investigating the standard– $V_t$  (SVT) devices. Thus, a descriptive analysis of the figure of merit (FoM),  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$ , is limited to SVT devices and excludes  $low-V_t$  (LVT)

344 See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information. VOLUME 7, 2019

devices. As for the value of the  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$ in planar MOSFETs and the relationships between the n–channel devices and the p–channel devices in terms of  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$ , these issues will be discussed in the Results and Discussion section.

In this work, our main goal is to extend the scope of the research findings for both SVT and LVT. The p–channel devices are included for comparison. Additionally, the analog performance metrics such as transconductance, *g*m, and output resistance, *r*o, are also included. FoM1,  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$ , is used not only for FinFETs, but also for planar MOSFETs. In order to perform a high–throughput measurement required in the last step of the semiconductor manufacturing process, the measurement of  $\Delta V_{SS}$  can be omitted. FoM2,  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$ , provides us a good alternative to FoM1 for this purpose.

## **II. EXPERIMENT**

The fabrication process for FinFET\_1 is almost the same as for the FinFETs presented in [\[2\]](#page-5-1). For example, fin widths were between 8.2 nm and 9.1 nm, and fin heights were between 40.1 nm and 42.3 nm [\[2\]](#page-5-1). Both the thickness uniformity of film stacks and the critical dimension uniformity of patterned photoresist lines are enhanced and controlled because we further optimized the process conditions (for FinFETs) in this work to achieve better performance. Additionally, we present another device called FinFET\_2 with lower power supply voltage ( $V_{dd}$  = 0.5 V) implemented. The difference between FinFET\_1 and FinFET\_2 is that FinFET\_1 is classified as an SVT device, and FinFET 2 is classified as an LVT device. (Two transistor families are achieved by using metal gate technology.) The planar MOSFETs were fabricated (including for this study). The p–channel devices were also included. It is very hard to make an apple–to–apple comparison of their electrical characteristics, but the  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$  value has an important role in reflecting the device performance measured by the wafer acceptance testing (WAT). For planar bulk, gate lengths were between 22 nm and 28 nm. For FinFETs, gate lengths were between 16 nm and 20 nm.

The major processes of planar MOSFETs are described. We used bulk silicon (Si) wafers for manufacturing of planar MOSFETs. P–well (B:  $1.75 \times 10^{19}$  cm<sup>-3</sup> to  $3.5 \times 10^{19}$  cm<sup>-3</sup>) and n–well (P:  $1.5 \times 10^{19}$  cm<sup>-3</sup> to  $3 \times 10^{19}$  cm<sup>-3</sup>) were performed after shallow trench isolation (STI) formation. The gate definition was then carried out. Next, the selective epitaxial growth of silicon–germanium (SiGe) was formed. For n–channel devices, the SiGe structure was absent. Rapid thermal processing (RTP) was applied to activate the implanted source/drain (S/D) dopants (As for n–channel and B for p– channel:  $1 \times 10^{21}$  cm<sup>-3</sup> to  $2 \times 10^{21}$  cm<sup>-3</sup>) in Si. Standard replacement metal gate technology took place in subsequent processes. The hafnium oxide  $(HfO<sub>2</sub>)$  gate dielectric thicknesses (17.9 Å to 19.9 Å) were measured, which is similar to [\[2\]](#page-5-1).

This work focuses on analyzing parameters of scaled MOSFETs, such as drain–induced barrier lowering (DIBL), SS, *V*t,sat, *I*on, and *I*off. The transistor's FoMs mentioned above are the five must–have items in the last step of the semiconductor manufacturing process that provides us with the information about the device characteristics. Note that we use the  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$  value as the key parameter, reflecting the short–channel performance of the devices. We also measured the analog FoMs such as *g*m, *r*o, and intrinsic gain,  $g_m \times r_o$  (in the performance measurement process), in the same devices. In other words, the  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$ value is used for monitoring not only the logic FoMs, but also the analog FoMs. Furthermore,  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$  is used as a quick feedback of device performance with reduced measuring time. Since it is impossible to make detailed measurements in mass production, the use of  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$ will become highly desirable for minimizing the gap between WAT and wafer packaging. Therefore, the  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$ value becomes even more important in reflecting the short– channel performance of highly scaled MOSFETs within limited measuring time.

#### **III. RESULTS AND DISCUSSION**

Fig. [1\(](#page-2-0)a) shows the plot of  $\Delta V_{\text{DIBL}}$  versus log  $I_{\text{on}}/I_{\text{off}}$ . Our goals are: (1) to minimize the value of the  $\Delta V_{\text{DIBL}}$  and (2) to maximize the value of the  $I_{on}/I_{off}$ . It is shown that  $I_{on}/I_{off}$ is almost independent of  $\Delta V_{\text{DIBL}}$  for FinFETs. Due to the DIBL suppression, the gate of the FinFETs still has more control than the drain over the body of the transistor. It can also be shown that the planar MOSFETs may have reached its limit since its  $\Delta V_{\text{DIBL}}$  value is much higher than that of the FinFETs. As the  $\Delta V_{\text{DIBL}}$  decreases, the  $I_{\text{on}}/I_{\text{off}}$ increases (for planar bulk). We may say that a small  $\Delta V_{\rm DIBL}$ results in low subthreshold leakage current, thus increasing the  $I_{on}/I_{off}$  value [\[2\]](#page-5-1), [\[7\]](#page-5-5). For planar bulk, the value of the  $\Delta V_{\text{DIBL}}$  affects the value of the  $I_{\text{on}}/I_{\text{off}}$ .

The measured  $\Delta V_{SS}$  versus log  $I_{on}/I_{off}$  is plotted in Fig. [1\(](#page-2-0)b). As the SS decreases, the *I*on/*I*off of the transistor may be increased [\[8\]](#page-5-6), [\[9\]](#page-5-7). However, due to better control of the gate over the channel of the FinFETs, the *I*on/*I*off value is not as strongly affected by decreasing  $\Delta V_{SS}$ . As discussed earlier (Fig. [1\(](#page-2-0)a)), the value of the  $\Delta V_{\text{DIBL}}$  affects the value of the  $I_{on}/I_{off}$  for planar bulk. It is interesting to note that the  $\Delta V_{SS}$  has a similar effect on the  $I_{on}/I_{off}$  as the  $\Delta V_{\text{DIBL}}$ . Since the  $\Delta V_{\text{DIBLSS}}$  shown in Fig. [1\(](#page-2-0)c) is the sum of  $\Delta V_{\text{DIBL}}$  and  $\Delta V_{\text{SS}}$ , the  $\Delta V_{\text{DIBLSS}}$  may have a similar effect on the  $I_{on}/I_{off}$  as the  $\Delta V_{\text{DIBL}}$  (and the  $\Delta V_{SS}$ ). Planar bulk's p–channel devices show that the SCEs are quite large. For p–FinFET devices, the multi–gate structure helps to gain adequate control of SCEs. As a result, small DIBL and steep SS may be obtained (for p–FinFET devices). These results are visible in Figs.  $1(a)$ ,  $1(b)$ , and  $1(c)$ .

Fig. [2](#page-2-1) shows the plot of  $V_{t, sat}$  versus log  $I_{on}/I_{off}$ . We observe that the value of the  $I_{on}/I_{off}$  is strongly affected by the value of the  $V_{t, sat}$ . FinFET<sub>1</sub>, classified as an SVT device, has the advantage of providing a large *I*on/*I*off. This



<span id="page-2-0"></span>FIGURE 1. (a)  $\Delta V_{\text{DIBL}}$  versus log  $I_{\text{on}}/I_{\text{off}}$  (b)  $\Delta V_{\text{SS}}$  versus log  $I_{\text{on}}/I_{\text{off}}$ . (c)  $\Delta$  **V<sub>DIBLSS</sub>** versus log *I***<sub>on</sub> //<sub>off</sub>. FinFETs have the ability to gain adequate control of SCEs. Thus, in FinFETs,** *I***on***/I* **off is almost independent of** *-V***DIBL (and** *-V***SS).**

is because of the requirement of low power (logic transistor) applications.  $I_{on}/I_{off}$  of about 10<sup>6</sup> is defined as the "threshold" to ensure good gate control over the channel potential barrier height (for SVT devices). FinFET\_2, classified as an LVT device, shows a much smaller  $I_{on}/I_{off}$ value than FinFET<sub>1</sub>. A low  $V_{t, sat}$ , due to the requirement of high performance (logic transistor) applications, cannot have a large  $I_{on}/I_{off}$  [\[10\]](#page-5-8). In addition, the planar MOSFET can obtain a larger *I*on/*I*off compared to FinFET\_2. (For the planar MOSFET, it has become increasingly difficult



<span id="page-2-1"></span>**FIGURE 2.** *V***t,sat versus log** *I***on***/I* **off. The** *V***t,sat value strongly affects the** *I***on***/I* **off value. FinFET\_2, due to the design of the LVT scheme, shows a smaller** *I***on***/I* **off value than FinFET\_1, which is classified as an SVT device.**

to ensure that the gate control is strong.) This illustrates again the design of  $V_{t, sat}$  decides the value of the  $I_{on}/I_{off}$ . In other words,  $V_{t, sat}$  becomes the most important factor in reflecting the performance. Interestingly, the  $I_{on}/I_{off}$  of the planar MOSFET is also affected by both the  $\Delta V_{\text{DIBL}}$  and the  $\Delta V_{SS}$  values (Fig. [1\)](#page-2-0). Therefore, the trend of increasing *I*on/*I*off for planar MOSFETs is not the same as for FinFETs. In addition, planar bulk's p–channel devices, having higher *V*t,sat (180 mV to 220 mV), can get a larger  $I_{on}/I_{off}$ . (That is why  $\Delta V_{\text{DIBLSS}}$  is larger than for n–channel devices, but the  $I_{on}/I_{off}$  value is comparable to n–channel devices.) Similarly, for p–FinFET devices, the value of the  $I_{on}/I_{off}$  (of FinFET<sub>-1</sub>) is actually smaller than for n–FinFET devices due to a smaller  $V_{t, sat}$ . On the other hand, the short– channel behaviors of n– and p–channel FinFET\_2 devices are quite similar.

Fig. [3\(](#page-3-0)a) shows the plot of log FoM1,  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$ , versus  $\log I_{on}/I_{off}$ . A trend of an increasing  $I_{on}/I_{off}$  with a decrease in FoM1 is observed, which is consistent with the finding in previous studies [\[1\]](#page-5-0), [\[2\]](#page-5-1). The FoM1 of FinFET<sub>1</sub> is lower than that of FinFET<sub>2</sub>. This is mainly due to the design of  $V_{t, sat}$  for FinFET\_1, causing it to have a large  $I_{on}/I_{off}$ , as discussed earlier (Fig. [2\)](#page-2-1). In other words,  $V_{t, sat}$  decides the  $I_{on}/I_{off}$  value. This  $I_{on}/I_{off}$  in turn affects the FoM1 value. Furthermore, even if  $V_{t, sat}$  is low, the FinFET\_2 of this work is recognized as having comparable FoM1 to the planar MOSFET. This is attributed to the better control of SCEs, which results in small DIBL and steep SS values. Also, the smaller FoM2 value compared to the FoM1 value is due to the exclusion of  $\Delta V_{SS}$  (Fig. [3\(](#page-3-0)b)). However, the FoM2 follows similar trend as the FoM1. (As the *I*on/*I*off increases, the FoM2 decreases.) This proves that the value of FoM2 can be used to monitor the electrical characteristics of scaled MOSFETs (planar and FinFET devices). Normally, the FoM1 (and the FoM2) of about  $10^{-4}$  mV and about  $10^{-2}$  mV is required for SVT and LVT, respectively. For FinFET\_1, the FoM1 (and the FoM2) at the n–channel is smaller than the FoM1 (and the FoM2) at the p–channel. This is mainly because of the influence of  $I_{on}/I_{off}$  on the



<span id="page-3-0"></span>**FIGURE 3. (a) Log FoM1,** *-V***DIBLSS***/***(***I***on***/I* **off), versus log** *I***on***/I* **off. (b) Log FoM2,** *-V***DIBL***/***(***I***on***/I* **off), versus log** *I***on***/I* **off. An interesting phenomenon happens when FinFET\_2 is classified as an LVT device; it is hard to get small FoM1 and FoM2 values. FoMs of about 10−<sup>4</sup> mV and 10−<sup>2</sup> mV are necessary (to meet the control requirement of SCEs) for SVT and LVT, respectively.**

FoMs. For FinFET\_2, values of FoM1 (and FoM2) for both n–channel and p–channel are almost the same. For planar bulk, based on the same FoMs, p–channel gets even higher  $I_{on}/I_{off}$  than n–channel by having higher  $V_{t, sat}$  (Fig. [2\)](#page-2-1).

Note also that the gap between FoM2 trend lines of FinFET\_1 and FinFET\_2 observed is due to the exclusion of  $\Delta V_{SS}$ . Since only  $\Delta V_{DIBL}$  is presented in the numerator of the FoM2, the smaller  $\Delta V_{\text{DIBL}}$  value (30 mV) compared to the  $\Delta V_{\text{DIBLSS}}$  value (100 mV) results in a smaller FoM2. In addition, Fig. [3\(](#page-3-0)b) is a plot of log FoM2 versus log *I*on/*I*off, which is intimately related to log scale behaviors. As a result, the gap between FoM2 trend lines of FinFET\_1 and FinFET\_2 is expected to be observed. Since highly scaled MOSFETs need to meet the  $\Delta V_{\text{DIBLSS}} = 100 \text{ mV}$  requirement, the design of  $V_{t, sat}$  becomes even more important to the FoM1 (and the FoM2). It will be an important challenge to make these FoMs smaller without using a high  $V_{t, sat}$ .

Fig. [4\(](#page-3-1)a) illustrates the *g*<sup>m</sup> of scaled n– and p–channel MOSFETs. It can be shown that due to degradation of gate control over the channel potential barrier height, the planar MOSFETs exhibit poorer *g*<sup>m</sup> than the FinFETs. Furthermore, since FinFET\_2 has better SS than FinFET\_1,



<span id="page-3-1"></span>**FIGURE 4. (a)** *g***m versus** *I***on. (b)** *r***o versus** *-V***DIBL. The improved DIBL and SS values help to obtain desirable values of** *g***m and** *r***o. The smaller** *r***o for FinFET**<sub> $-$ </sub>**2** is due to its lower  $V_{dd}$  (= 0.5 V) value [\[12\]](#page-5-9).

it is expected to get a better *g*m. We observe that the value of the *g*<sup>m</sup> in n–FinFET\_2 is higher than p–FinFET\_2. We attribute this to the fact that the hole mobility in the channel is not enhanced by the SiGe structure in comparison to p–FinFET\_1. Nevertheless, the desired short–channel behaviors (negligible  $\Delta V_{\text{DIBL}}$ , small  $\Delta V_{\text{SS}}$ , low leakage current) are still observed in p-FinFET\_2. A plot of  $r_0$  versus  $\Delta V_{\text{DIBL}}$ shows that the  $r_0$  tends to increase as the  $\Delta V_{\text{DIBL}}$  is reduced (Fig. [4\(](#page-3-1)b)). We also observe that the influence of  $\Delta V_{\text{DIBL}}$  on  $r_0$  is strong [\[11\]](#page-5-10). This is more obvious for planar devices. Since FinFETs exhibit better SCEs control, the slope of the  $r_0$  versus  $\Delta V_{\text{DIBL}}$  line is steeper than its planar counterpart. This explains the  $I_{on}/I_{off}$  independence on  $\Delta V_{\text{DIBL}}$ (and  $\Delta V_{SS}$ ) shown in Fig. [1.](#page-2-0)

Two observations of  $r_0$  versus  $\Delta V_{\text{DIBL}}$  are discussed: (1) Both FinFET\_1 and planar bulk show that the p–channel  $r_0$  value is smaller than the n–channel due to SCEs. (2) For FinFET<sub>-2</sub>, the p-channel  $r_0$  value being slightly larger than the n–channel indicates that the SCEs are relatively smaller. In other words, different channel geometries may be resulted from the difference of S/D structures: (a) Si S/D for planar bulk's n–channel devices, (b) SiGe S/D for both p–channel planar bulk and FinFET devices, and (c) In–situ phosphorus–doped Si S/D [\[1\]](#page-5-0), [\[2\]](#page-5-1) for both



<span id="page-4-0"></span>FIGURE 5. (a)  $g_{\text{m}} \times r_{\text{o}}$  versus log FoM1,  $\Delta V_{\text{DIBLSS}}/(l_{\text{on}}/l_{\text{off}})$ . (b)  $g_{\text{m}} \times r_{\text{o}}$  $v$  versus log FoM2,  $\Delta$  **V<sub>DIBL</sub>/(/** $\delta$ **n//** $\delta$ **ff)**. Because of the smaller  $r$ <sub>0</sub>, the gain of **FinFET\_2 is smaller than that of FinFET\_1.**

n–channel FinFET\_1 and FinFET\_2 devices. Since the channel is between the source and the drain, the S/D structure may determine the final channel geometry (and the mobility) and the short–channel behaviors. This explains the transistor behaviors for  $r_0$  versus  $\Delta V_{\text{DIBL}}$  that the SCEs are slightly different in n– and p–channel MOSFETs.

The data in Fig. [5](#page-4-0) indicate that FinFET\_1 shows larger  $g_m \times r_o$  than FinFET\_2. In other words, the value of the  $r_o$ decides the value of the  $g_m \times r_o$  since the  $g_m$  of FinFET\_2 is similar to that of FinFET\_1, where the *g*<sup>m</sup> levels are in the same scope. As a result, larger  $r_0$  results in larger intrinsic gain. Recall that FinFET\_2 has better SS than the planar bulk. This means that the value of the *g*<sup>m</sup> of FinFET\_2 is higher. Also, FinFET<sub>-2</sub> has a smaller  $r_0$  than the planar bulk. Therefore, the  $g_m \times r_o$  behaviors of FinFET\_2 and planar bulk are quite similar. For both FinFET\_2 and planar bulk, evidence is shown that the values of  $g_m \times r_o$  for both n–channel and p–channel are almost the same. On the other hand, for FinFET<sub>1</sub>, the larger  $r_0$  value of the n-channel results in larger  $g_m \times r_o$  compared to the p–channel. These data also suggest that if both values of FoM1 and FoM2 are in the same scope, then the  $g_m \times r_o$  value would be quite similar. Actually, for these two MOSFETs (FinFET\_2 and planar bulk), we may say that their  $g_m \times r_o$  values are lumped together.



<span id="page-4-1"></span>**FIGURE 6.** (a) Log FoM1,  $\Delta V_{\text{DIBLSS}} / (I_{\text{on}} / I_{\text{off}})$ , versus log  $I_{\text{on}} / I_{\text{off}}$ . (b) Log **FoM2,** *-V***DIBL***/***(***I***on***/I* **off), versus log** *I***on***/I* **off. Increasing** *V***dd would not increase sharply both FoM1 and FoM2 for FinFET\_2, but their values are limited by the design of the LVT scheme. (FoM1 and FoM2 for FinFET\_2 can** even be slightly decreased at  $V_{dd} = 0.8$  V because of the advantage of **DIBL suppression.)**

We further investigate the effect of  $V_{dd} = 0.8$  V on performance characteristics of FinFET\_2. Planar bulk as well as the p–channel devices is excluded for simplicity. In Fig. [6,](#page-4-1) the FoM1 (and the FoM2) dependence on the *I*on/*I*off is plotted. Because adequate control of SCEs results in small DIBL and steep SS, FinFET\_2 at  $V_{dd} = 0.8$  V shows desirable FoM1 and FoM2 values that are even smaller than at  $V_{dd} = 0.5$  V. Again, we proved that the design of  $V_{\text{t sat}}$ decides the values of FoM1 and FoM2. The  $g_m \times r_o$  versus log FoM1 characteristics are shown in Fig. [7\(](#page-5-11)a). It is interesting to note that the  $g_m \times r_o$  value is significantly increased in FinFET<sub>-2</sub> at  $V_{dd} = 0.8$  V. This is attributed to larger  $r_0$  [\[12\]](#page-5-9). Additionally, trends in  $g_m \times r_0$  versus log FoM2 in FinFET\_2 are quite similar to  $g_m \times r_o$  versus log FoM1 (Fig. [7\(](#page-5-11)b)). We observe that the gate controllability over the channel is strong enough to maintain and improve short–channel performance (for FinFET\_2).

In this study, we also include some state–of–the–art scaled devices in [\[13\]](#page-5-12) and [\[14\]](#page-5-13) for comparison (Fig. [6\)](#page-4-1). As the improved DIBL and SS values in the short–channel regime are obtained, both FoM1 and FoM2 tend to be decreased. We observe that  $V_{t, sat}$  is a key design parameter in assessing



<span id="page-5-11"></span>FIGURE 7. (a)  $g_{\bf m}\times {\bf r_0}$  versus log FoM1,  $\Delta{\bf V_{DIBLSS}}/({\bf I_{on}/\bf I_{off}}).$  (b)  $g_{\bf m}\times {\bf r_0}$  $\alpha$  versus log FoM2,  $\Delta$  V<sub>DIBL</sub> /(/on//<sub>off</sub>). The key finding is that FinFET\_2 (at  $V_{dd}$  = 0.8 V) can get better channel control than FinFET\_1 can, leading to **a better intrinsic gain.**

the FoMs. (A 32 nm high– $\kappa$ /metal gate transistor can get even smaller FoM1 and FoM2 values because of the better control of SCEs, as well as higher  $V_{t, sat}$  [\[15\]](#page-5-14) as shown in Fig. [3.](#page-3-0)) Also, when the measurement of  $\Delta V_{SS}$  is omitted, the FoM2 of the state–of–the–art scaled devices still follows similar trend as the FoM1.

# **IV. CONCLUSION**

 $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$  and  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$  used to report the performance of scaled MOSFETs have been demonstrated by experiments. We have shown that the  $I_{on}/I_{off}$  of about  $10^4$  and about  $10^6$  is required for high performance and low power applications, respectively.  $\Delta V_{\text{DIBLSS}}$  of about 100 mV is necessary to ensure good gate control over the channel of a transistor; therefore, the design of  $V_{t, sat}$  decides both  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$  and  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$  values. Also,  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$  may be used as a quick feedback of overall device characteristics with reduced measuring time. Performance metrics (e.g.,  $I_{on}/I_{off}$  and  $g_m \times r_o$ ) can be reflected through  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$  and  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$ since SCEs, which introduce severe performance degradation for scaled MOSFETs, are attained through the use of these two figures of merit. Therefore, it is desirable to have small values of  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$  and  $\Delta V_{\text{DIBL}}/(I_{\text{on}}/I_{\text{off}})$  so that

the highly scaled MOSFETs remain functional with further scaling.

### <span id="page-5-0"></span>**REFERENCES**

- [1] Y.-C. Eng *et al.*, "A new figure of merit,  $\Delta V_{\text{DIBLSS}}/(I_{\text{d,sat}}/I_{\text{sd,leak}})$ , to characterize short-channel performance of a bulk-Si n-channel FinFET device," *IEEE J. Electron Devices Soc.*, vol. 5, no. 1, pp. 18–22, Jan. 2017. doi: [10.1109/JEDS.2016.2626464.](http://dx.doi.org/10.1109/JEDS.2016.2626464)
- <span id="page-5-1"></span>[2] Y.-C. Eng *et al.*, "Importance of  $\Delta V_{\text{DIBLSS}}/(I_{\text{on}}/I_{\text{off}})$  in evaluating the performance of n-channel bulk FinFET devices," *IEEE J. Electron Devices Soc.*, vol. 6, no. 1, pp. 207–213, Jan. 2018. [Online]. Available: https://ieeexplore.ieee.org/document/8247186. doi: [10.1109/JEDS.2018.2789922.](http://dx.doi.org/10.1109/JEDS.2018.2789922)
- [3] J.-P. Colinge, *Silicon-on-Insulator Technology: Materials to VLSI*. Amsterdam, The Netherlands: Kluwer, 1991.
- <span id="page-5-2"></span>[4] S. M. Sze and K. K. Ng, *Physics of Semiconductor Devices*, 3rd ed. New York, NY, USA: Wiley, 2007.
- <span id="page-5-3"></span>[5] P. Hashemi *et al.*, "High performance and reliable strained SiGe PMOS FinFETs enabled by advanced gate stack engineering," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2017, pp. 37.3.1–37.3.4. doi: [10.1109/IEDM.2017.8268510.](http://dx.doi.org/10.1109/IEDM.2017.8268510)
- <span id="page-5-4"></span>[6] Y.-S. Huang *et al.*, "First vertically stacked GeSn nanowire pGAAFETs with  $I_{on}$ = 1850 $\mu$ A/ $\mu$ m (V<sub>OV</sub>= V<sub>DS</sub> = -1V) on Si by GeSn/Ge CVD epitaxial growth and optimum selective etching," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2017, pp. 37.5.1–37.5.4. doi: [10.1109/IEDM.2017.8268512.](http://dx.doi.org/10.1109/IEDM.2017.8268512)
- <span id="page-5-5"></span>[7]  $\overrightarrow{D}$ . A. Neamen, *An Introduction to Semiconductor Devices*. New York, NY, USA: McGraw-Hill, 2005.
- <span id="page-5-6"></span>[8] I. Ferain, C. A. Colinge, and J.-P. Colinge, "Multigate transistors" as the future of classical metal-oxide-semiconductor field-effecttransistors," *Nature*, vol. 479, no. 11, pp. 310–316, Nov. 2011. doi: [10.1038/nature10676.](http://dx.doi.org/10.1038/nature10676)
- <span id="page-5-7"></span>[9] J. Kang *et al.*, "Computational study of gate-induced drain leakage in 2D-semiconductor field-effect transistors," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2017, pp. 31.2.1–31.2.4. doi: [10.1109/IEDM.2017.8268479.](http://dx.doi.org/10.1109/IEDM.2017.8268479)
- <span id="page-5-8"></span>[10] B. Sell *et al.*, "22FFL: A high performance and ultra low power FinFET technology for mobile and RF applications," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2017, pp. 29.4.1–29.4.4. doi: [10.1109/IEDM.2017.8268475.](http://dx.doi.org/10.1109/IEDM.2017.8268475)
- <span id="page-5-10"></span>[11] C. Hu. *Chapter 7 MOSFETs in ICs–Scaling, Leakage, and Other Topics*. Accessed: Aug. 10, 2018. [Online]. Available: www.eecs.berkeley.edu/˜hu/Chenming-Hu\_ch7.pdf
- <span id="page-5-9"></span>[12] J.-T. Lin, P.-H. Lin, and Y.-C. Eng, "Block-oxide structure in polycrystalline silicon thin-film transistor with source/drain tie and additional polycrystalline silicon body for analog applications," *J. Display Technol.*, vol. 11, no. 2, pp. 152–156, Feb. 2015. doi: [10.1109/JDT.2014.2362192.](http://dx.doi.org/10.1109/JDT.2014.2362192)
- <span id="page-5-12"></span>[13] C. Auth et al., "A 10nm high performance and low-power CMOS technology featuring 3rd generation FinFET transistors, self-aligned quad patterning, contact over active gate and cobalt local interconnects," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2017, pp. 29.1.1–29.1.4. doi: [10.1109/IEDM.2017.8268472.](http://dx.doi.org/10.1109/IEDM.2017.8268472)
- <span id="page-5-13"></span>[14] H. Mertens *et al.*, "Vertically stacked gate-all-around Si nanowire transistors: Key process optimizations and ring oscillator demonstration," in *IEDM Tech. Dig.*, Dec. 2017, pp. 37.4.1–37.4.4. doi: [10.1109/IEDM.2017.8268511.](http://dx.doi.org/10.1109/IEDM.2017.8268511)
- <span id="page-5-14"></span>[15] C.-H. Jan *et al.*, "A 32nm SoC platform technology with 2nd generation high-k/metal gate transistors optimized for ultra low power, high performance, and high density product applications," in *IEDM Tech. Dig.*, Baltimore, MD, USA, Dec. 2009, pp. 647–650. doi: [10.1109/IEDM.2009.5424258.](http://dx.doi.org/10.1109/IEDM.2009.5424258)



**YI-CHUEN ENG** (M'16) received the B.S. and Ph.D. degrees in electrical engineering from National Sun Yat-sen University, Kaohsiung, Taiwan, in 2005 and 2012, respectively. In 2012, he joined United Microelectronics Corporation, Tainan, Taiwan, where he has been engaged in the field of semiconductor device physics, simulation, and reliability of nonclassical nano-MOSFET architectures.



**LUKE HU** (M'17) was born in Tainan, Taiwan, in 1989. He received the B.Eng. and M.Eng. degrees in electrical engineering from the University of Toronto, ON, Canada, in 2011 and 2013, respectively, specializing in photonics and semiconductor physics. He is currently with the Research and Development Division, United Microelectronics Corporation, Tainan, where he has been engaged in the development and qualification of the fabrication, device physics, simulation, and reliability of 3-D IC processes.



**TZU-FENG CHANG** received the M.S. degree in electrical engineering from National Sun Yat-sen University, Kaohsiung, Taiwan, in 2010. From 2011 to 2014, he was with the Department of Technology Development and the Product Engineer with Rexchip (Micron), Taichung, Taiwan. He is currently with the Research and Development Division, United Microelectronics Corporation, Tainan, Taiwan. His research interests include semiconductor device physics and SRAM cell operation.



**CHIH-YI WANG** received the Ph.D. degree in physics from National Taiwan University, Taipei, Taiwan, in 2015. In 2016, he joined United Microelectronics Corporation, Tainan, Taiwan, where he has been engaged in the field of semiconductor device physics and new process improvement.



**STEVEN HSU** received the M.S. degree in electrical engineering from National Chiao Tung University, Hsinchu, Taiwan. He was with United Microelectronics Corporation (UMC), Hsinchu, for over 18 years, where he has had experience with semiconductor fabrication from the 0.18-um architecture all the way to the 14-nm architecture. He is currently the Associate Vice President with the Advanced Technology Development Division, UMC, where he is in charge of the 14-nm process and beyond.



**OSBERT CHENG** (M'10) received the M.S. degree from National Tsing Hua University, Hsinchu, Taiwan, and the Ph.D. degree in electronics engineering from National Chiao Tung University, Hsinchu.

He is currently the Associate Vice President of the Advanced Technology Development Division, United Microelectronics Corporation, Hsinchu. He has been involved in developing the foundry platform with over eight technology nodes. He is currently leading the research of advanced

devices, SRAM, mixed-signal, reliability, and TCAD in the Research and Development Team. He is currently a member of the Technical Program Committee of IEEE VLSI Technology Symposium.



**CHIEN-TING LIN** was born in Kaohsiung, Taiwan, in 1968. He received the Ph.D. degree in electronics engineering from National Cheng Kung University, Tainan, Taiwan, in 2007. He has been with the Central Research and Development Division, United Microelectronics Corporation, Hsinchu, Taiwan, for over 20 years. He is currently the Director of the Advanced Technology Development Division. He leads the 14-nm FinFET development process in the Research and Development Team.







**YU-SHIANG LIN** received the M.S. degree in chemical engineering from National Taiwan University, Taipei, Taiwan. He was with United Microelectronics Corporation (UMC), Hsinchu, Taiwan, for over 17 years, where he participated in the CMOS process integration development from 0.18 um to 14 nm architecture. He is currently the Deputy Director of the Advanced Technology Development Division, UMC, where he is in charge of the 14-nm FinFET process development.

**ZEN-JAY TSAI** received the M.S. degree from the Institute of Electro-Optical Science and Engineering, National Cheng Kung University, Tainan, Taiwan. In 2007, he joined United Microelectronics Corporation, Tainan, where he was responsible for the process development of integration and is currently a Manager focusing on the FinFET development process.

**TED WANG** received the M.S. degree in chemical engineering from Tunghai University, Taichung, Taiwan, in 2001. In 2001, he joined United Microelectronics Corporation, Hsinchu, Taiwan, where he is the Deputy Director of the Advanced Technology Development Division. His main focus is on the 14-nm FinFET research and development process with the Research and Development Team.



**TOUBER TSENG** received the M.S. degree in materials science and engineering from National Chiao Tung University, Hsinchu, Taiwan, in 1999. In 1999, he joined United Microelectronics Corporation, Hsinchu, where he is currently the Senior Department Manager of the Advanced Technology Development Division. He has been involved in the 14-nm FinFET and 28-nm/22-nm HKMG research and development processes in recent years.





**CHIH-WEI YANG** was born in Kaohsiung, Taiwan. He received the B.S. and Ph.D. degrees in electrical engineering from National Cheng Kung University, Tainan, Taiwan. In 2003, he joined United Microelectronics Corporation, Hsinchu, Taiwan, where he was responsible for the development process of high- $\kappa$  and metal gate integration as well as reliability characterization for the 28 nm process and is currently a Manager focusing on the FinFET process development.

**CHIN-YANG HSIEH** received the M.S. degree from the Institute of Microelectronics, National Cheng Kung University, Tainan, Taiwan. In 2017, he joined United Microelectronics Corporation, Tainan, where he has been involved in the 14 nm FinFET, 22-nm HKMG, and MRAM research and development processes.