

Received 30 November 2018; revised 18 January 2019; accepted 26 January 2019. Date of publication 30 January 2019; date of current version 19 August 2019. The review of this paper was arranged by Editor A. Nathan.

Digital Object Identifier 10.1109/JEDS.2019.2896188

Hybrid Systems-in-Foil—Combining the Merits of Thin Chips and of Large-Area Electronics

JOACHIM N. BURGHARTZ^{1,2} (Fellow, IEEE), GOLZAR ALAVI² (Member, IEEE), BJÖRN ALBRECHT¹ (Member, IEEE), THOMAS DEUBLE¹, MOURAD ELSOBKY¹ (Member, IEEE), SALEH FERWANA¹ (Member, IEEE), CHRISTINE HARENDT¹, YIGIT MAHSERECI¹ (Member, IEEE), HARALD RICHTER¹, AND ZILI YU¹

¹ Institut für Mikroelektronik Stuttgart, 70569 Stuttgart, Germany

² Faculty 5 Computer Science, Electrical Engineering and Information Technology, University of Stuttgart, 70569 Stuttgart, Germany

CORRESPONDING AUTHOR: J. N. BURGHARTZ (e-mail: burghartz@ims-chips.de)

This work was supported in part by Bundesministerium für Bildung und Forschung through ProMikron Project under Grant 13N9746, through ULTIMUM Project under Grant 16SV5136, through KOSIF Project under Grant 1612000461, and through ParsiFAL4.0 Project under Grant 16ES0435, and in part by Deutsche Forschungsgemeinschaft e.V. through OTFT Project under Grant BU 1962/4-1 and through FFlexCom Project under Grant BE 2256/25-1.

ABSTRACT This paper reports on the status of a comprehensive ten-year research and development effort toward hybrid system-in-foil (HySiF). In HySiF, the merits of high-performance integrated circuits on ultra-thin chips and of large-area and discrete electronic component implementation are combined in a complementary fashion in and on a flexible carrier substrate. HySiF paves the way to entirely new applications of electronic products where form factor, form adaptivity and form flexibility are key enablers. In this review paper the various aspects of thin-chip fabrication and embedding, device and circuit design under impact of unknown or variable mechanical stress, and the on- and off-chip implementation of sensor, actuator, microwave, and energy supply components are addressed.

INDEX TERMS Hybrid integrated circuits, thin film circuits, flexible electronics, micro assembly, multichip modules, chip scale packaging.

I. INTRODUCTION

Printed circuit board (PCB) and integrated circuit (IC) are well established technologies for achieving both utmost integration density and performance in nanoelectronics and, at the same time, electronic interfacing to the macroscopic user environment. During the past ten years several approaches have come up for merging those technologies, either by shifting PCB related aspects to the IC package, i.e., system-in-package (SiP) [1], or by shifting packaging related concepts and metal passive elements to the PCB or chip periphery (bare die in or on PCB [2], chip-in-mold eWLB technology [3]). All those efforts are directed towards watering down the interconnect and performance bottleneck at the chip edges where sub-micrometer interconnects on chip meet 10-100 micrometer dimensions on PCB. Also, due to that fact, a substantial part of the chip area is devoted to bond pads, thus increasing the

total chip area and cost, which is particularly of concern for small chips.

Those mentioned approaches relate to rigid PCB carriers and thick chips. Obviously, with migrating such concepts to ultra-thin and bendable chips and to foil carriers instead of PCB, one would arrive at a large-area Hybrid System-in-Foil (HySiF) which paves the way to entirely new applications of electronic components in which form factor, form adaptivity and form flexibility play a decisive role [4]–[7], (Fig. 1).

This paper provides an overview of a comprehensive 10-year research program on HySiF technology and applications, involving thin-chip fabrication (Section II) and embedding (Section III), large-area electronic components (Section IV), design considerations (Section V) and application demonstrators (Section VI). Section VII provides the conclusions.




FIGURE 1. Concept of a Hybrid System-in-Foil (HySiF).

II. ULTRA-THIN CHIP FABRICATION

A. GENERIC APPROACHES

Thin chips feature a paradigm shift in microelectronics [8]. Conceptually, thin chips can be derived by thinning wafers after CMOS integration, followed by separation of the thin dies (Fig. 2a). A more precise control of the final chip thickness is possible when using silicon-on-insulator (SOI) instead of bulk silicon wafers, which, however, considerably increases cost. Those technologies represent the subtractive kind of approach to thin chip fabrication since the major part of the original wafer is sacrificed. There are also technologies, such as IBM's spalling [9], which allow for separating the top part of the wafer while conserving and reusing the bulk substrate. This is particularly important for costly wafer substrates such as GaAs, GaN and SiC but of lesser significance for silicon. All such subtractive technologies suffer from the difficulty in handling the resulting ultra-thin wafer and in separating the thin dies. The dicing before grinding (DBG) technique provides the technological advantage by avoiding separation of the thin chips by means of sawing (see Section II-B; Fig. 2b) [10].




FIGURE 2. Illustration of candidate technologies for fabricating thin and ultra-thin chips, i.e., standard thinning of wafers followed by thin-chip singulation, ultra-thin chips through dicing before grinding, and ChipFilm technology.

In contrast, an additive approach to thin chip fabrication would consider preparing the thin chip on the silicon substrate and detaching it from the wafer. However, an additive approach can also provide the advantage of a far better chip thickness control and surface quality, which are beneficial aspects for dealing with stress management (see Section V-B). It can also be designed for thin-chip rather

than thin-wafer fabrication, hence allowing for far easier thin-die singulation. The ChipFilm technology described in Section II-C provides all of those benefits (see also Fig. 2c) [11], [12].

B. CHIP DICING BEFORE GRINDING – A SUBSTRUCTIVE APPROACH

Chips are typically separated from wafers by sawing along dicing channels between the chips after the wafer has been attached to a dicing tape for supporting the chips temporarily. When wafers are thinned down to thickness below $\sim 50 \mu\text{m}$ the sawing process may cause mechanical damage of the chip edges (edge chipping), which may lead to chip fracture. A half-cut dicing process prior to the back-grinding avoids chipping and enables thinning down to thicknesses well below $50 \mu\text{m}$. This dicing-Before-grinding (DBG) approach [13], [14] has the advantage that it is a true post process following the CMOS integration and benefits from the tremendous progress with grinding processes in recent years, now enabling wafer thinning down to $20 \mu\text{m}$ with decent thickness uniformity [10]. As a further improvement, sawing can be avoided when applying deep reactive ion etching (RIE) to a depth equal the intended chip thickness prior to wafer thinning. Caveats are that thickness control and reproducibility remain difficult and that grinding introduces considerable stress which leads to warpage (see Section III-B) and reduced mechanical reliability (see Section III-C).

C. CHIPFILM TECHNOLOGY – AN ADDITIVE APPROACH

ChipFilm technology (Fig. 2c; Fig. 3) exploits precise chip thickness definition by epitaxial layer growth on a silicon wafer having a dual porous silicon (PorSi) layer at its surface, which results in buried cavity formation underneath the chip areas (Fig. 3a).




FIGURE 3. Schematic illustration of ChipFilm technology: (a) starting wafer substrate with buried cavities, (b) after integration of CMOS circuitry over buried cavities, (c) after trenching along chip edges, and (d) after chip detachment.

The thus predefined thin chips are anchored laterally [11] or vertically [12] for strong mechanical attachment to the wafer during the succeeding CMOS processing (Fig. 3b). Lateral anchors have the advantage that the mechanical action of anchor breakage is spaced away from the electrically active parts of the chips. However, the fact that the cavity underneath the chip area becomes evacuated as

a result of the epitaxial overgrowth process in hydrogen atmosphere, the silicon membrane settles downwards resulting in a non-planar wafer surface which is unsuitable for deep sub-micrometer CMOS device integration [11]. This issue is removed when using vertical anchors underneath the mentioned chip membrane, though anchors need to be designed to ensure breakage exclusively within the anchors without any micro cracks propagating to the electrically active device region [12]. Through etching of trenches along the chip edges reaching down into that buried cavity the process induced stress on the vertical anchors increases by about two orders of magnitude, resulting in a weak but still firm attachment of the chip to the substrate (Fig. 3c; Fig. 4a).




FIGURE 4. Images of (a) a cross section of a ChipFilm die in weak attachment after trenching (see Fig. 2c), (b) a plan view of a wafer section from which a ChipFilm die was detached (see Fig. 2d), and (c) a cross section of a detached 10- μm ChipFilm die.

By means of additional externally applied stress through well-defined wafer bending, a defined part of the vertical anchors become broken, so that the chips are weakly attached to the substrate carrier, i.e., still strong enough to remain on the substrate though weak enough for detaching the chips (Fig. 3d, Fig. 4b) by using a Pick, Crack & Place method [11], [12]. That weak attachment can be tailored by using either uniform (Fig. 5a) or non-uniform (Fig. 5b) anchor arrays underneath the chips.

ChipFilm technology allows for fabrication of chips having thickness of 10 μm (Fig. 4c) with the advantage of accurate chip thickness control which eases stress management in foil substrate assembly (see Section III-B). ChipFilm wafer substrates can be built with individual buried cavities underneath each chip area (Fig. 3a) or with a global buried cavity that extends over the entire wafer area, except for a solid silicon ring at the wafer edge (not shown). ChipFilm wafers with individual cavities have the advantage that chips are separated by solid silicon chip dividers (analogous to dicing channels), thus proving strong chip membrane attachment during the CMOS integration process (Fig. 3b). Trenching along the die edges then removes the lateral attachment to those silicon chip dividers, thus distinctly transforming from a strong to a weak chip attachment (Fig. 3c, Fig. 4b). This provides a wide process window between strong and weak chip attachment. The disadvantage, however, is that the starting substrate has to be prepared with the chip sizes and locations in mind, i.e., with a pre-process (Fig. 2a), which

is not the case if the global buried cavity is implemented, thus providing a generic ChipFilm wafer substrate. In that case, however, a sufficiently wide process window has to be derived from more sophisticated anchor architectures, using different sizes or different densities of anchors.




FIGURE 5. Topographic profile images of ultra-thin ChipFilm dies after externally applied stress by which well-defined parts of the vertical anchors underneath the chips became broken while other parts remain intact, thus providing a weak attachment to the substrate carrier: (a) uniform anchor array; (b) non-uniform anchor array.

III. ULTRA-THIN CHIP EMBEDDING

Direct embedding of chips in flexible PCB [15] or of thin chips in foil [16], [17] appears as the most straightforward way to realize HySiF (Fig. 6a). However, this requires that laser drilled and electroplated vias be landed directly on the contact pads of the embedded chip, which adds to the chip area and, thus, cost. Also, the metallization schemes of PCB and chip technologies are incompatible unless contact pads on chip receive a suitable noble metal capping [15]. Chips can either be embedded face-up [16] or face-down by means of solder-bump flip-chip assembly [17]. In all cases contact pads are needed, which may limit the input/output (I/O) count or increase the chip area. This can be avoided by applying a fine-pitch metal layer that connects the chip with high I/O count to the foil peripheral area, thus omitting large contact pads and only requiring small test pads on the chip area [17]. However, the face-up implementation of the chips and the use of coarse-pitch assembly technology prevents from matching the metal pitch of the global interconnects on chip and, thus, from reaching the maximum I/O count and the minimum chip die area. This can be achieved by using Chip-Film Patch (CFP) technology in which the same lithographic patterning technology is applied to both the chip and foil peripheral areas [19], [20]. CFP thus features a foil interposer patch which is structured by means of microelectronic chip fabrication processing, thus allowing for a more favorable interconnect transition from chip to foil or between embedded chips (Fig. 6b).

A. CHIP-FILM PATCH (CFP) EMBEDDING TECHNOLOGY

Chip-Film Patch (CFP) has been derived from ChipFilm technology but is applicable to any kind of thin-chip fabrication. The basic idea behind CFP is not to embed the thin chip directly into the foil substrate (Fig. 6a) but instead into a foil interposer (Fig. 6b) featuring a foil patch with the chip having an overall micro-structured global metallization



FIGURE 6. Examples of chips ($4.6 \times 4.6 \text{ mm}^2$, $20 \text{ }\mu\text{m}$ thick) directly embedded into (a) a flexible LCP [18] ($20 \times 20 \text{ mm}^2$, thickness $70 \text{ }\mu\text{m}$) or (b) by using CFP interposer technology ($15 \times 15 \text{ mm}^2$, thickness $60 \text{ }\mu\text{m}$).




FIGURE 7. Illustrative plan view sketch of a CFP sample with indication of its benefits *versus* direct embedding of thin dies: (1) omission of peripheral contact pads, thus decreasing chip area and cost; (2) feasibility of high-density chip-to-chip interconnects; (3) off-chip passive metal components, leading to higher quality and lower cost.

for foil and chip regions using photolithographic patterning (Fig. 6b; Fig. 7).

The CFP is then embedded into, and interconnected to, the foil substrate of the HySiF in place of the standalone thin chip. This allows for omitting any bond pads at the chip edges, thus achieving smaller silicon die area for reducing cost as well as realizing a far higher I/O count (Fig. 7). The CFP also allows for implementing spacy passive metal structures, such as inductors, transformers and antenna's into the foil peripheral area, hence reducing chip real estate and cost even more (Fig. 7). The CFPs are fabricated as a composite of Benzocyclobutene (BCB), which can be patterned like a photoresist, and of polyimide on a silicon wafer carrier using silicon processing [19], [20].

Chips can be embedded face-up [19] and face-down (Fig. 8). The face-up option has the advantage that the CFP can be built on the processing wafer carrier from which the CFP is released at the end, thus only one release process is required. As a disadvantage, differences in chip thickness result in excessive surface topography, thus requiring thicker polymer layers for the global interconnects which limits the interconnect metal pitch to about $10 \text{ }\mu\text{m}$. Better conditions enabling micrometer-pitch global interconnects result from




FIGURE 8. Process sequence of a CFP including two thin chips.

the face-down option (Fig. 8). There, the chips are first assembled face-down temporarily on a first carrier wafer substrate (Substrate 1 in Fig. 8), so that the device layers of the chips are levelled (Fig. 8a-d). After attaching a second carrier wafer substrate (Substrate 2; Fig. 8e) that first substrate is removed and the mentioned global interconnect layer (or multiple layers) can be added (Fig. 8f-i). Finally, the CFP is detached from the second carrier and becomes available for assembly into the HySiF (Fig. 8k).

A key issue is the alignment of the embedded chips to the global interconnects, because the chips can become slightly shifted and rotated during transfer to the foil carrier and curing of the polymer materials. As a result, the interconnect layout either needs to be relaxed in order to accommodate those alignment errors, which, however, contradicts the CFP basic concept, or the layout needs to be adjusted.

An adaptive layout can be realized by using a maskless laser direct writer (Heidelberg Instruments VPG400) in which first the relative chip position is measured, the layout design (Fig. 9a) is adjusted (Fig. 9b) and the adjusted layout is applied lithographically (Fig. 9c) [20], [21]. This adaptive layout technique, thus, provides a means of taking full advantage of the CFP concept. It can also be instrumental in applying layout adjustments to global interconnects on thin and embedded chips due to chip warpage. Economic constraints of laser lithography can be addressed by exploiting mix&match lithography [20], [21].

B. STRESS AND WARPAGE MANAGEMENT

Both approaches, i.e., direct chip embedding or CFP, are sensitive to stress and warpage. Process induced stress can lead to an initial warpage of the thin chips which may




FIGURE 9. Illustration of the adaptive layout technique to accommodate for alignment errors in chip embedding: (a) original layout, (b) adjusted versus original layout based on measurement in the maskless laser lithography tool, and (c) plan view of the fabricated CFP with embedded chips and interconnects with adapted layout.

hamper chip embedding (Fig. 10), [22]. That warpage can be tailored and minimized either by means of chip layout considerations [23] or by adjusting the wafer process technology [22], [24]. After embedding the thus planar chip into the foil additional warpage due to process related stress may occur. In CFP technology the process conditions can be tailored to arrive at minimum final warpage [24] which may be crucial for proper implementation of the CFP into the global foil carrier. However, also the final implementation of the CFP into the flexible substrate of the HySiF may cause renewed warpage. As a conclusion, warpage management during CFP fabrication and implementation into a HySiF are crucial.




FIGURE 10. Chips singulated from a common 150-mm silicon wafer (675 μm), after thinning prior to conventional packaging (400 μm), and by using ChipFilm technology to realize ultra-thin chips (20 μm and 10 μm). Warpage due to process induced stress increases considerably towards smaller chip thickness.

C. HYSIF MANUFACTURING ISSUES

The System-in-Foil (SiF) approach has been adopted from printing on paper substrates. At first glance, this makes

roll-to-roll (R2R) printing of organic electronics the manufacturing process of choice [4], [25]. This technology concept clearly aims to high throughput and low-cost manufacturing of SiF. Unfortunately, the carrier mobility in organic semiconductors is 10 to 100-fold lower than that of silicon, there is no viable complementary TFT technology established yet, operating voltages are ranging between 10 V and 100 V, and organic materials tend to degrade in humid ambient, hence requiring a sophisticated barrier technology. However, recent progress in submicrometer fabrication of organic thin-film transistors (TFTs) and their operation at voltages far below 10 V gives hope that OTFT technology can further be improved and be made compatible with high-performance CMOS microelectronics and, thus, be extended to HySiF [26], [27]. For that purpose, electronic chiplets fabricated in silicon technology should be attached to the foil substrate in a massively parallel approach rather than in serial mode [28]. The main disadvantage of R2R, particularly when extended to HySiF manufacturing, is that the slowest process step limits the overall throughput.

Other than the R2R approach, sheet-to-sheet (S2S) integration of HySiF allows for decoupling the consecutive process steps and modules and, thus, to arrive at an overall more economic manufacturing for HySiF. It seems obvious that the required fabrication process can be adopted from the readily available TFT display manufacturing technologies [29] provided that a final layer transfer process from glass to foil is available [30], that ultra-thin bendable glass foils can be employed [30], or that ultra-low processing on foil carriers is feasible [31].

IV. LARGE-AREA AND HYBRID ELECTRONIC DEVICES

Large-area electronics relates to electronic devices that can widely be spread across a rather large substrate in contrast to the dense and highly integrated devices on a silicon chip. Such devices can – in spite of the large substrate – be monolithically integrated [29] or be assembled on that substrate in a hybrid fashion. It is a matter of compatibility of device fabrication processes and related materials if the monolithic or hybrid approach is to be preferred. However, as indicated by its name, in HySiF, in which numerous and fundamentally different technologies are implemented to form a complex microsystem, hybrid electronic devices and components are a necessity.

A. THIN-FILM TRANSISTORS

In addition to the OTFTs mentioned in Section III-C, TFTs based on amorphous silicon [32], polysilicon [33], recrystallized large-grain quasi-monocrystalline silicon [34] and metal-oxide materials [35] can be employed if higher process temperatures are feasible, such as on glass and thin-glass substrates.

B. ON-CHIP VERSUS OFF-CHIP SENSORS

Sensing elements are an essential part of HySiF. They can either be integrated on a thin silicon chip or be fabricated directly on the foil substrate. Sensors on chip are

the preferred choice if close vicinity to the electronic signal processing is crucial [35], if the sensor is complex and needs to be compact (e.g., image sensor), if the piezoresistive effect in silicon can be exploited (e.g., stress [36], [37], pressure and acceleration sensors) and, in general, if the sensor area can be small and only a single sensor or a few sensors are needed. Off-chip sensors are chosen if wide-spread distribution of numerous sensing elements is required, if the sensing area needs to be large and if the implementation off chip provides economic advantages [38].

C. ACTUATORS AND DISPLAYS

Actuators, such as thermal heaters used in flow meters and piezo elements can be implemented in or on the foil substrate and be driven by electronics on a thin chip in the HySiF. Displays should be operated at low power, e.g., electrophoretic, if the HySiF is standalone and powered by battery or possibly through energy harvesting. High-quality and power hungry displays, such as organic light emitting diodes (OLEDs) can be employed if the HySiF is wire connected.

D. WIRELESS COMMUNICATION

Wireless transceivers can be implemented by using RF CMOS circuitry on thin chips. Large passive components such as antenna's, inductors and transformers can be embedded into the foil periphery of those chips. This points directly to the CFP technology which allows seamless interconnection of the electronics on chip and such metal passives off chip.

E. ENERGY SUPPLY

HySiF may be wire connected, may work wirelessly with energy supply from a battery, or may rely on energy harvesting. In all cases an implemented flexible battery will be required for buffering purposes, as sole energy supply, or as an energy reservoir. Batteries can be assembled in HySiF as components, such as thin flexible Li-ion cells [39] or be integrated using PVD process technologies [40]. It may be required to combine those battery power supplies with flexible micro super capacitors for buffering abrupt high demands of energy [41].

V. HYSIF DESIGN CONSIDERATIONS

From a structural point of view, HySiF's are composites of thin silicon chips, plastic films and metal layers, which are bent so that compressive and tensile strains build up at its front and back surfaces. The apparent stress levels depend on those strains and on the E-moduli and the thickness of the particular layers [42]. The relationship between bending radius and, thus, strain and apparent stress, also depends on the way of applying the HySiF. If it is free standing, the strain-stress relationship depends on the material structuring within the HySiF. If it is attached to a bent surface, then also the underlying materials will affect the apparent stress in the HySiF, depending on the strength of the attachment [42].

A. LEVERAGING THE NEURAL LINE OF STRESS

While maximum tensile and compressive stresses appear at the outer surfaces of the HySiF, there will always be a neutral line of stress within the composite, at which the apparent stress is zero. If the HySiF composite could be designed so that the neutral line of stress coincides with the active region of the embedded CMOS chip, i.e., near the chip surface, the piezoresistive effect can effectively be suppressed [42]. Also, at the interconnect transitional region at the chip edges, where the E-modulus alters abruptly by a factor of ~ 100 , the interconnects will be protected from mechanical stress impact, thus leading to improved micromechanical reliability. Also, the apparent stress at the structured surface of the CMOS chip is suppressed. This is beneficial since that particular surface of the thin chip limits the maximum applicable stress and, thus, the mechanical stability of the chip [22].

However, the degree of freedom in positioning the neutral line of stress within the HySiF stack is limited due to the 100-fold higher E-modulus in silicon compared to that of the foil materials. This can be circumvented by stacking a silicon dummy die with tailored thickness on top of the thin active CMOS chip [43]. Given the fact that the most stress sensitive surface of the CMOS chip is effectively protected from stress impact, the two-chip stack could exhibit better mechanical stability than the sole CMOS chip in spite of the greater thickness [44]. Instead of a dummy chip a second active CMOS chip could be stacked on top of the first CMOS die. If those two stacked CMOS chips are interconnected by means of through silicon vias at the top die, a HySiF microsystem with a stress-sensitive top layer for stress sensing functions and a stress compensated bottom layer for stress-insensitive signal processing purposes can be built [45].

B. CIRCUIT DESIGN UNDER IMPACT OF STRESS

In cases in which only one CMOS chip is embedded in the HySiF, other means of stress management need to be employed. A rather simple approach is to empirically consider the impact of the orientation dependent stress on the channel mobility in NMOS and PMOS transistors in the process corners of the circuit simulator, which, obviously, sacrifices circuit performance [46].

A more performance-aware approach comes with intentionally exploiting the different polarities and degrees of piezoresistive effects in NMOS and PMOS transistors laid out in longitudinal or transversal orientation in combination with suitable circuit building blocks [36], [47].

Moreover, the circuit designer needs to be aware of possible deviations of externally applied stress and apparent stress levels on chip, if stress should be detected through MOS transistors or resistors. Depending on the strength of the glue attachment of the CMOS die to the foil carrier in assembly, a uniaxial applied external stress can be transformed into a biaxial stress, thus leading to quite unexpected stress levels on chip [48].

C. THERMAL DESIGN ISSUES

It is common believe that thinning down a chip prior to assembly in the package will lead to an improvement as far as thermal power dissipation is concerned. However, if the chip is embedded in a stand-alone HySiF, where power dissipation occurs by means of heat convection at its surface exposed to the ambient, thinning down to very small thickness might be counterproductive. This is because of the then large lateral thermal resistance and the lack of a low-resistive thermal path from ambient to the backside of the chip, which will lead to considerable self-heating [49], as also known for SOI technology [50]. Engineering solutions come from using metal heat spreaders or from using thicker chips, reducing local self-heating, and the latter in a trade-off with bendability [49].




FIGURE 11. HySiF applications to form factor aspects [48], form adaptivity issues [49] and to form flexibility needs [48].

VI. APPLICATION DEMONSTRATORS

HySiF can provide unique technical solutions wherever form factor, form adaptivity or firm flexibility are crucial requirements (Fig. 11). One example of a HySiF satisfying needs for form factor improvement is a safety switch that was transformed from a macroscopic component of mm to cm dimensions into an electronic scotch tape component [31]. Form adaptivity is the key criteria for a smart label which can be applied to industrial products and parts thereof in the context of smart industry [50]. Form flexibility is needed in applications for robotics where haptic gripping processes are required [30].




FIGURE 12. Two commercial chips [51], [52] that are embedded and interconnected in a foil interposer patch using CFP technology and adaptive layout lithography. The CFP is shown (a) while still residing on the wafer carrier, (b) after cutting and start of peeling off that carrier, and (c) after complete detachment.

Fig. 12 shows a fully functional application demonstrator, i.e., the embedding and interconnecting of a commercial microcontroller chip (Ambiq micro Apollo 1, [51]) with

a near-field communication (NFC) chip (NF4: Dual interface NFC Forum Type 4 tag IC, [52]) using CFP technology and the adaptive layout technique. The Apollo chip is an ultra-low power microcontroller largely used in wearable electronics. The NF4 chip implements the near-field communication protocol and should be connected to an external NFC antenna which resides on the foil carrier onto which the CFP is to be mounted [18], [23]. On the patch, the digital I/O's of the NF4 (wireless communication chip) are connected to the Apollo die (wired communication and signal processing chip). Also all of the NF4 and most of the Apollo pads are connected to the larger pads on the foil carrier.

VII. CONCLUSION

HySiF represents the next level of systems-in-foil in terms of performance and application diversity. They satisfy specific requirements in form factor, form adaptivity and form flexibility, which conventional electronic components cannot meet. HySiF, thus, features a paradigm shift in integrated electronics. In HySiF, thinned highly integrated and high-performance chips are combined with large-area electronics in order to merge the merits of both classes of electronics. Technological challenges come with the abrupt, >100-fold change in metal interconnect pitch and in E-Modulus from chip to foil, limiting I/O count and mechanical reliability. Those challenges can best be met by using a CFP interposer. This allows for a joint global interconnect scheme between chip and surrounding foil area and, thus, a considerably higher I/O count. Also, the neutral line of stress can be exploited in designing the foil-chip compound, thus dramatically improving mechanical reliability. The HySiF technology will, therefore, involve large-area electronics, CFP components including thin chips, as well as other flexible components. This will favor sheet-to-sheet rather than roll-to-roll manufacturing.

ACKNOWLEDGMENT

The authors wish to acknowledge all partners from those projects as well as the IMS staff who have contributed.

REFERENCES

- [1] R. R. Tummala and V. K. Madiseti, "System on chip or system on package?" *IEEE Des. Test. Comput.*, vol. 16, no. 2, pp. 48–56, Apr./Jun. 1999.
- [2] J. R. Ganasan, "Chip on chip (COC) and chip on board (COB) assembly on flex rigid printed circuit assemblies," in *Proc. Elect. Compon. Technol. Conf. (ECTC)*, 1999, pp. 174–176.
- [3] T. Meyer, G. Ofner, S. Bradl, M. Brunnbauer, and R. Hagen, "Embedded wafer level ball grid array (eWLB)," in *Proc. 10th Electron. Packag. Technol. Conf. (EPTC)*, 2008, pp. 994–998.
- [4] K. Bock, "Polymer electronics systems—Polytronics," *Proc. IEEE*, vol. 93, no. 8, pp. 1400–1406, Aug. 2005.
- [5] D.-H. Kim *et al.*, "Stretchable and foldable silicon integrated circuits," *Science*, vol. 320, no. 4, pp. 507–511, 2008.
- [6] J. N. Burghartz *et al.*, "Ultra-thin chips and related applications, a new paradigm in silicon technology," in *Proc. Eur. Solid-State Device Res. Conf. (ESSDERC)*, 2009, pp. 29–36.
- [7] W. S. A. Rieutort-Louis *et al.*, "Integrating and interfacing flexible electronics in hybrid large-area systems," *IEEE Trans. Compon. Packag. Manuf. Technol.*, vol. 5, no. 9, pp. 1219–1229, Sep. 2015.
- [8] J. N. Burghartz, "You can't be too thin or too flexible," *IEEE Spectr.*, vol. 50, no. 3, pp. 38–61, Mar. 2013.

- [9] D. Shahrjerdi *et al.*, “Advanced flexible CMOS integrated circuits on plastic enabled by controlled spalling technology,” in *Dig. Tech. IEEE Int. Electron Devices Meeting (IEDM)*, 2012, pp. 92–95.
- [10] J. N. Burghartz, Ed., *Ultra-Thin Chip Technology and Applications*. New York, NY, USA: Springer, 2011. [Online]. Available: <https://link.springer.com/book/10.1007%2F978-1-4419-7276-7#editorsandaffiliations>
- [11] J. N. Burghartz, W. Appel, H. Rempp, and M. Zimmermann, “A new fabrication and assembly process for ultra-thin chips,” *IEEE Trans. Electron Devices*, vol. 56, no. 2, pp. 321–327, Feb. 2009.
- [12] E. A. Angelopoulos *et al.*, “Ultra-thin chip technology for system-in-foil applications,” in *Dig. Tech. IEEE Int. Electron Devices Meeting (IEDM)*, 2010, pp. 38–41.
- [13] S. Takyu, T. Kurosawa, N. Shimizu, and S. Harada, “Novel wafer dicing and chip thinning technologies realizing high chip strength,” in *Proc. Elect. Compon. Tech. Conf.*, 2006, pp. 1623–1627.
- [14] M. Nakamura, “Method of manufacturing device,” U.S. Patent 20080220591 A1, Feb. 27, 2008.
- [15] L. Boettcher, D. Manassis, A. Ostmann, S. Karaszkiwicz, and H. Reichl, “Embedding of chips for system in package realization—Technology and applications,” in *Proc. 3rd Int. Microsyst. Packag. Assembly Circuits Technol. Conf.*, 2008, pp. 383–386.
- [16] T.-Y. Kuo *et al.*, “Process and characterization of ultra-thin film packages,” in *Proc. 5th Int. Microsyst. Packag. Assembly Circuits Technol. Conf.*, 2010, pp. 1–4.
- [17] W. Christiaens, E. Bosman, and J. Vanfleteren, “UTCP: A novel polyimide-based ultra-thin chip packaging technology,” *IEEE Trans. Compon. Packag. Manuf. Technol.*, vol. 33, no. 4, pp. 754–760, Dec. 2010.
- [18] J. Wolf *et al.*, “Ultra-thin silicon chips in flexible microsystems,” in *Proc. 13th Electron. Circuits World Convention (ECWC)*, 2014, pp. 1–5. [Online]. Available: <https://www.tib.eu/en/search/id/tema%3ATEMA20140802714/Ultra-thin-Silicon-Chips-in-Flexible-Microsystems/>
- [19] M.-U. Hassan, C. Schomburg, C. Harendt, E. Penteker, and J. N. Burghartz, “Assembly and embedding of ultra-thin chips in polymers,” in *Proc. Eur. Microelectron. Packag. Conf.*, 2013, pp. 1–6.
- [20] G. Alavi *et al.*, “Optimized adaptive layout technique for hybrid systems in foil,” in *Proc. Eur. Microelectron. Packag. Conf.*, 2017, pp. 1–6.
- [21] G. Alavi, H. Sailer, B. Albrecht, C. Harendt, and J. N. Burghartz, “Adaptive layout technique for micro hybrid integration of chip-film patch,” *IEEE Trans. Compon. Packag. Manuf. Technol.*, vol. 8, no. 5, pp. 802–810, May 2018.
- [22] S. Endler *et al.*, “Mechanical characterisation of ultra-thin chips,” in *Proc. IEEE Semicond. Conf. Dresden (SCD)*, Dresden, Germany, 2011, pp. 1–4.
- [23] C. Harendt *et al.*, “Hybrid systems in foil (HySiF) exploiting ultra-thin flexible chips,” *Solid-State Electron.*, vol. 113, pp. 101–108, Nov. 2015.
- [24] G. Alavi, M.-U. Hassan, C. Harendt, and J. N. Burghartz, “Compensation of stress-induced warpage for polymer embedding of ultra-thin chips,” in *Proc. ICT. OPEN*, 2015, pp. 42–45.
- [25] H. Klauk, *Organic Electronics Materials, Manufacturing and Applications*. Weinheim, Germany: Wiley, 2006, p. 428.
- [26] T. Zaki, *Short-Channel Organic Thin-Film Transistors: Fabrication, Characterization, Modeling and Circuit Demonstration*. Heidelberg, Germany: Springer Int., 2015. [Online]. Available: <https://link.springer.com/book/10.1007/978-3-319-18896-6#authorsandaffiliationsbook>
- [27] M. Elsobky *et al.*, “Ultra-thin smart electronic skin based on hybrid system-in-foil concept combining three flexible electronics technologies,” *Electron. Lett.*, vol. 54, no. 6, pp. 338–340, 2018.
- [28] M. A. Meitl *et al.*, “Transfer printing by kinetic control of adhesion to an elastomeric stamp,” *Nat. Mater.*, vol. 5, no. 1, pp. 33–38, 2006.
- [29] J. Jang, “Past, current and future TFT technologies for display manufacturing,” in *Proc. 20th Int. Workshop Active Matrix Flatpanel Displays Devices (AM-FPD)*, Kyoto, Japan, 2013, pp. 17–20.
- [30] K. Takeuchi, M. Fujino, and T. Suga, “Direct bonding and debonding of glass wafers for handling of ultra-thin glass sheets,” in *Proc. Int. Conf. Electron. Packag. (ICEP)*, 2016, pp. 298–301.
- [31] K. Long *et al.*, “Active-matrix amorphous-silicon TFTs arrays at 180°C on clear plastic and glass substrates for organic light-emitting displays,” *IEEE Trans. Electron Devices*, vol. 53, no. 8, pp. 1789–1796, Aug. 2006.
- [32] F. Morin, “Amorphous silicon TFTs and their applications,” in *Proc. 22nd Eur. Solid-State Device Res. Conf. (ESSDERC)*, 2010, pp. 171–177.
- [33] M. Stewart, R. S. Howell, L. Pires, and M. K. Hatalis, “Polysilicon TFT technology for active matrix OLED displays,” *IEEE Trans. Electron Devices*, vol. 48, no. 5, pp. 845–851, May 2001.
- [34] N. Saputra *et al.*, “An assessment of μ -Czochralski, single-grain silicon thin-film transistor technology for large-area, sensor and 3-D electronic integration,” *IEEE J. Solid-State Circuits*, vol. 43, no. 7, pp. 1563–1576, Jul. 2008.
- [35] G. Yu *et al.*, “High performance metal oxide TFT and its applications for thin film electronics,” in *Dig. Tech. Papers IEEE Int. Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2014, pp. 606–609.
- [36] Y. Mahsereci, S. Saller, H. Richter, and J. N. Burghartz, “An ultra-thin flexible CMOS stress sensor demonstrated on an adaptive robotic gripper,” *IEEE J. Solid-State Circuits*, vol. 51, no. 1, pp. 273–280, Jan. 2016.
- [37] S. Endler, H. Rempp, C. Harendt, and J. N. Burghartz, “Compensation of externally applied mechanical stress by stacking of ultrathin chips,” *Solid-State Electron.*, vol. 74, pp. 102–107, Aug. 2012.
- [38] M. Elsobky *et al.*, “Ultra-thin relative humidity sensors for hybrid system-in-foil applications,” in *Proc. IEEE SENSORS Conf.*, 2017, pp. 1–3.
- [39] M. Koo *et al.*, “Bendable inorganic thin-film battery for fully flexible electronic systems,” *Nano Lett.*, vol. 12, no. 9, pp. 4810–4816, 2012.
- [40] J. F. Ribeiro *et al.*, “Flexible thin-film rechargeable lithium battery,” in *Proc. 17th Int. Conf. Solid-State Sensors Actuators Microsyst. (TRANSDUCERS & EUROSENSORS XXVII)*, 2013, pp. 2233–2236.
- [41] I. D. Oltean and E. Helerea, “Improving the behaviour of portable power supply for pulsated loads,” in *Proc. Int. Conf. Appl. Theor. Elect. (ICATE)*, 2012, pp. 1–6.
- [42] N. Wacker, “Characterization and compact modeling of complementary metal-oxide-semiconductor transistors for flexible electronics,” Ph.D. dissertation, Fakultät Informatik, Elektrotechnik und Informationstechnik Universität Stuttgart, Stuttgart, Germany, p. 186, 2013. [Online]. Available: https://www.ims-chips.de/publication/exe/show_pdfbyid.php/Dissertation-NW-final.pdf?publicationid=1405&doctyp=2&redirect=1
- [43] S. Endler, H. Rempp, C. Harendt, and J. N. Burghartz, “Compensation of externally applied mechanical stress by stacking of ultra-thin chips,” in *Proc. Eur. Solid-State Device Res. Conf. (ESSDERC)*, 2011, pp. 279–282.
- [44] S. Endler, *Bending-Stress Management by Stacking of Ultrathin Integrated Circuit Chips*. Uelvesbüll, Germany: Der Andere Verlag, 2012.
- [45] S. Endler, S. Ferwana, H. Rempp, C. Harendt, and J. N. Burghartz, “Two-dimensional flex sensor exploiting stacked ultrathin chips,” *IEEE Electron Device Lett.*, vol. 33, no. 3, pp. 444–446, Mar. 2012.
- [46] H. Rempp *et al.*, “Ultra-thin chips on foil for flexible electronics,” in *Dig. Tech. IEEE Int. Solid-State Circuits Conf. (ISSCC)*, San Francisco, CA, USA, 2008, pp. 332–335.
- [47] Z. Yu, C. Scherjon, Y. Mahsereci, and J. N. Burghartz, “A new CMOS stress sensor ratiometric readout for in-plane stress magnitude and angle detection,” in *Proc. IEEE SENSORS Conf.*, Glasgow, U.K., 2018, pp. 1–3.
- [48] M. Hassan *et al.*, “Anomalous stress effects in ultra-thin silicon chips on foil,” in *Dig. Tech. IEEE Int. Electron Devices Meeting (IEDM)*, 2009, pp. 535–538.
- [49] M. S. Alshahed, Z. Yu, H. Richter, C. Harendt, and J. N. Burghartz, “Measurement-based compact thermal model extraction methodology for packaged ICs,” *IEEE Trans. Compon. Packag. Manuf. Technol.*, vol. 7, no. 11, pp. 1786–1794, Nov. 2017.
- [50] K. L. Jenkins and R. L. Franch, “Impact of self-heating on digital SOI and strained-silicon CMOS circuits,” in *Proc. IEEE Int. SOI Conf.*, 2003, pp. 161–163.
- [51] *Apollo Ultra Low Power Microcontrollers*. [Online]. Available: <https://ambiqmicro.com/apollo-ultra-low-power-mcus/>
- [52] *NF4-NFC & High Frequency ICs*. [Online]. Available: <https://www.emmicroelectronic.com/product/nfc-high-frequency-ics/nf4>