

Received 17 November 2018; accepted 9 December 2018. Date of publication 13 December 2018; date of current version 1 March 2019.
The review of this paper was arranged by Editor K. E. Moselund.

Digital Object Identifier 10.1109/JEDS.2018.2886446

Low-Voltage Programmable Gate-All-Around (GAA) Nanosheet TFT Nonvolatile Memory Using Band-to-Band Tunneling Induced Hot Electron (BBHE) Method

LUN-CHUN CHEN^{1,2}, HUNG-BIN CHEN³, YU-SHUO CHANG⁴, SHIH-HAN LIN⁴, MING-HUNG HAN³,
JIA-JIUN WU³, MU-SHIH YEH⁵, YU-RU LIN⁴, AND YUNG-CHUN WU^{1,4}

¹ Department of Engineering and System Science, National Tsing Hua University, Hsinchu 30013, Taiwan

² Business Group I, eMemory Technology Inc., Hsinchu 30265, Taiwan

³ Department of Electronics Engineering, Institute of Electronics, National Chiao Tung University, Hsinchu 300, Taiwan

⁴ Department of Engineering and System Science, National Tsing Hua University, Hsinchu 30013, Taiwan

⁵ National Nano Device Laboratories, National Applied Research Laboratories, Hsinchu 300, Taiwan

CORRESPONDING AUTHOR: Y.-C. WU (e-mail: ycwu@ess.nthu.edu.tw)

This work was supported in part by the Ministry of Science and Technology of Taiwan under Contract MOST 107-2221-E-007-59, in part by the National Nano Device Laboratories, and in part by the Taiwan National Center for High-Performance Computing.

ABSTRACT A low-voltage programmable gate-all-around (GAA) nanosheet poly-Si thin-film transistor (TFT) nonvolatile memory (NVM), which uses band-to-band tunneling induced hot electron (BBHE) programming, is demonstrated. The BBHE method is extremely efficient for programming data in the p-type GAA nanosheet TFT NVM because the GAA nanosheet structure enhances the source-to-drain component of the electric field in its channel. Therefore, the enhanced electric field of the BBHE phenomenon creates energetic electrons that surmount the tunneling oxide barrier easily and pass shallow traps in the charge trapping layer of the GAA TFT NVM. Consequently, the p-type GAA TFT NVM achieves low-voltage programming bias and satisfactory data retention.

INDEX TERMS Band-to-band tunneling induced hot electron (BBHE), gate-all-around (GAA), nanosheet, thin-film transistor (TFT), nonvolatile memory (NVM).

I. INTRODUCTION

For scaling CMOS technology according to Moore's law, multi-gate MOSFETs, such as FinFETs and gate-all-around (GAA) Nanowire/Nanosheet FETs, are proposed to suppress the short channel effect (SCE). The entire channel of a multi-gate FET is close to the gate electrode. Thus, the multi-gate structure reduces the leakage path in the channel. Of these multi-gate structures, the GAA Nanosheet FET provides superior driving current with excellent gate controllability because the GAA Nanosheet FET has a flexible choice of the effective channel width and the channel surface area. Thus, the GAA Nanosheet is a promising candidate for sub-7nm technological nodes [1]–[5].

Numerous products utilizing silicon-oxide-nitride-oxide-silicon (SONOS) nonvolatile memory (NVM) have been developed, especially for 3D NAND applications, because

the charge trapping layer stores charges in spatially isolated deep-level traps, and a single-leakage path does not cause serious threshold voltage degradation [6], [7]. To improve the programming efficiency of NVM, band-to-band tunneling induced hot electron (BBHE) programming has been proposed. Writing data through BBHE features low program bias and high BBHE charge injection efficiency (approximately 10^{-2}) [8], [9]. In SONOS NVM applications, the GAA Nanowire/Nanosheet structures enhance the vertical (gate-to-channel direction) electric field in tunneling oxide. Accordingly, the GAA Nanowire/Nanosheet structure improves the programming/erasing (P/E) efficiency of SONOS NVM [10], [11]. Here, a fast and low-voltage-programmable p-type GAA Nanosheet TFT NVM is demonstrated. According to the experimental results, the GAA Nanosheet structure enhances not only the vertical

electrical field but also the horizontal (source-to-drain direction) electric field, which can further reduce the programming bias of the BBHE programming method. Thus, this high-performance GAA Nanosheet NVM can be utilized for low-voltage one-time programmable (OTP) memory and flash memory on the glass substrate of active-matrix liquid-crystal display (AMLCD) and active-matrix organic light-emitting diode (AMOLED) display to realize system on panel (SOP) products.

II. FABRICATION

A p-type GAA Nanosheet TFT memory was fabricated by depositing a 400 nm-thick wet oxide on 6-inch Si wafers. The active layer was a 50-nm-thick amorphous Si (α -Si) layer which was deposited through low-pressure chemical vapor deposition (LPCVD) at 550 °C. Solid phase crystallization (SPC) process was then performed at 600 °C for 24 hours in a nitrogen ambience. Ten nanowires were patterned by e-beam direct writing and transferred by reactive-ion etching (RIE), followed by dipping in HF solution to form the GAA Nanosheet structure. The schematic top view of the ten nanowires is shown in Fig. 1(a), and Fig. 1(b) shows the schematic side view along the A-A' direction depicted in Fig. 1(a) after dipping in the HF solution. The thickness of the active layer was trimmed by growing thermal oxide [Fig. 1(c)]. Subsequently, a 20-nm-thick thermal SiO₂ layer was grown as the tunneling oxide. Above the thermal SiO₂, Si₃N₄/a-Si/Si₃N₄ (N/ α /N) were deposited as a charge trapping layer through LPCVD, and the thicknesses of Si₃N₄/a-Si/Si₃N₄ are 3, 2, and 3 nm, respectively. An 18-nm-thick *tetra-ethyl-orthosilicate* (TEOS) SiO₂ was deposited as the blocking oxide. Next, a 200-nm-thick in situ doped n+ poly-silicon was deposited and transferred through e-beam direct writing and RIE as a gate electrode with a gate length of 0.43 μ m. The schematic top view of the GAA Nanosheet TFT memory is shown in Fig. 1(d). Then, the self-aligned source and drain regions were implanted with phosphorous ions at a dose of 5×10^{15} cm⁻² and activated by rapid thermal annealing at 1050 °C for 1 second in a nitrogen ambience. A 200-nm-thick SiO₂ passivation layer was deposited, and metal contacts were patterned by e-beam direct writing and transferred by RIE. Finally, Al-Si-Cu metallization was performed to a thickness of 300 nm and all samples were sintered at 400 °C in a nitrogen ambience for 30 minutes. Fig. 1(e) lists the key processes of the GAA Nanosheet TFT memory.

III. RESULTS AND DISCUSSION

Fig. 2(a) shows the schematic cross-sectional view of the Nanosheet of a p-type GAA Nanosheet TFT NVM with 5-nm-thick channels. A p-type tri-gate TFT NVM with a channel thickness of 25 nm was also fabricated for comparison, and a schematic cross-sectional view of the tri-gate TFT NVM is shown in Fig. 2(b). The tri-gate TFT NVM has exactly the same channel width and dielectric layers as the GAA Nanosheet TFT NVM. The gate length and




FIGURE 1. (a)-(b) The key process flows for the fabrication of the GAA Nanosheet TFT NVM, and (e) the brief interpretation of Fig. 1(a) to Fig. 1(d).




FIGURE 2. (a)-(b) Schematic cross-sectional views along the B-B' direction depicted in Fig. 1(d) in the GAA Nanosheet TFT NVM and in the tri-gate TFT NVM. (c) TEM cross-sectional image in the channel of the GAA Nanosheet TFT NVM.

the nanowire width of the GAA Nanosheet TFT NVM and the tri-gate TFT NVM are 0.43 μ m and 90 nm, respectively. Fig. 2(c) shows a transmission electron microscope (TEM) cross-sectional image of the GAA Nanosheet TFT NVM. The Si₃N₄/a-Si/Si₃N₄ (N/ α /N) is utilized as a charge trapping layer. The SONOS memory stores charge in the trap sites in the charge trapping layer as programming. The ultra-thin α -Si layer in the charge trapping layer can create high-density trap sites. High-density trap sites in the charge trapping layer lead to good charge capture rate and enhances the programming efficiency. Fig. 3 shows the transfer characteristics of the GAA Nanosheet TFT NVM and the tri-gate TFT NVM; the drain current is normalized by the effective channel width. The subthreshold swing of the fresh GAA Nanosheet TFT NVM and the fresh tri-gate TFT NVM are 158 mV/dec and 257 mV/dec, respectively. The GAA Nanosheet TFT NVM shows the transfer characteristics superior to those of the tri-gate TFT NVM because the GAA Nanosheet structure reduces leakage path effectively in its ultra-thin channel. Although the normalized drain current of the GAA Nanosheet TFT NVM and the tri-gate TFT NVM are similar, the actual driving current of the GAA Nanosheet TFT NVM is higher than that of the tri-gate TFT NVM because of the wider effective channel width




FIGURE 3. I_D - V_G curves of the GAA Nanosheet TFT NVM and the tri-gate TFT NVM at $V_D = -0.5V$ and $V_S = 0V$ in the initial state and the programmed state. Both devices are programmed at $V_G = 0V$, $V_D = -3V$, and $V_S = 0V$ for 1s from fresh devices.




FIGURE 4. (a) Schematic cross-sectional view of a SONOS memory to illustrate the BBHE injection. The electrons gain energy in the depletion region. (b) Energy band diagram of a SONOS memory in the BBHE operation. Free carriers are generated from the band-to-band tunneling in the BBHE operation.

of the GAA Nanosheet TFT NVM. The transfer characteristics of the programmed GAA Nanosheet TFT NVM and the programmed tri-gate TFT NVM are also presented in the Fig. 3. The programming bias is $V_G = 0V$, $V_D = -3V$ and $V_S = 0V$ for 1s. The programming mechanism of the p-type GAA Nanosheet TFT NVM and the p-type tri-gate TFT NVM is BBHE. The charge trapping layer stores electrons to change memory state in the BBHE operation. The GAA Nanosheet TFT NVM demonstrates programming efficiency superior to that of the tri-gate TFT NVM depicted in Fig. 3. The following sections will discuss this advantage of the GAA Nanosheet TFT NVM.

A negative drain voltage and a positive gate voltage are applied to a SONOS memory in a BBHE operation. The voltage difference between the gate and the drain creates a high vertical electric field. The drain voltage builds a depletion region at the boundary of the drain and body as depicted in Fig. 4(a). Fig. 4(b) graphs the band diagram of a SONOS memory in the BBHE condition. The band bending is steep in the overlap region of the gate and the drain due to the high vertical electric field in the BBHE condition. A large number of free electrons are generated through the band-to-band tunneling due to steep band bending. Then the free electrons are accelerated in the depletion region near the drain. Some of the accelerated electrons gain enough




FIGURE 5. BBHE programming characteristics of the GAA Nanosheet TFT NVM and the tri-gate TFT NVM.




FIGURE 6. FN programming and FN erasing characteristics of the GAA Nanosheet TFT NVM.

energy to surmount the tunneling oxide and stay in the trap sites of the charge trapping layer. The BBHE injection has a greater vertical electric field at the injection point than the channel-hot-electron (CHE) injection method has. Thus, the BBHE charge injection efficiency achieves 10^{-2} , which is much higher than the CHE charge injection efficiency (10^{-4} - 10^{-5}) [8].

Fig. 5 plots the programming characteristics of the GAA Nanosheet TFT NVM and the tri-gate TFT NVM through BBHE programming. The programming voltage is from the pulse generator unit (PGU). The BBHE programming method operates at $V_G = 3V$ and $V_G = 0V$ with a negative drain bias of $-3V$. The GAA Nanosheet TFT NVM shows high BBHE programming efficiency, which is vastly superior to that of the tri-gate TFT NVM. Fig. 6 plots the P/E characteristics of the GAA Nanosheet TFT NVM through the Fowler–Nordheim (FN) P/E method. Although the voltage difference between the drain and the gate is only 6 V, the BBHE programming efficiency of the GAA Nanosheet TFT NVM is considerably higher than the FN programming efficiency. The FN erasing of the GAA Nanosheet TFT NVM is inefficient because a hole with heavy effective mass faces a large barrier height. It should be noted that the ΔV_{th} of the BBHE programming method




FIGURE 7. (a) Schematic cross-sectional view of the GAA Nanosheet TFT NVM parallel to S/D. (b) Schematic cross-sectional view of the tri-gate TFT NVM parallel to S/D. (c) Source-to-drain component of the electric field of the GAA Nanosheet TFT NVM and the tri-gate TFT NVM through TCAD simulation, which is along the A-A' of Fig. 7(a) and 6(b).

saturates at 3 V, which is lower than the delta V_{th} of the FN programming method. The charges in the charge trapping layer prevent carrier injection into the charge trapping layer because the voltage difference between the drain and the gate is small in the BBHE programming operation for the GAA Nanosheet TFT NVM. Accordingly, a saturated V_{th} shift is observable for the BBHE method.

Fig. 7(c) shows the channel horizontal electric field of the GAA Nanosheet TFT NVM and the tri-gate TFT NVM along the S/D [C-C' cut of Fig. 7(a) and 7(b)] through technology computer-aided design (TCAD) simulation. The maximum horizontal electric field of the GAA Nanosheet TFT NVM is over 1500 kV/cm at $V_G = 3V$ and $V_D = -3V$. However, the maximum horizontal electric field of the GAA Nanosheet TFT NVM is only approximately 1000kV/cm at $V_G = 0V$, $V_D = -3V$. The maximum horizontal electric field of the tri-gate NVM is also approximately 1000 kV/cm at $V_G = 3V$, $V_D = -3V$. What has to be noticed is that the channel electron concentrations of the GAA Nanosheet TFT NVM and the tri-gate TFT NVM are different in the same BBHE condition. First, the gate capacitance of the GAA Nanosheet TFT NVM is higher than that of the tri-gate TFT NVM. Hence, the GAA Nanosheet TFT NVM induces more electrons in its channel than does the tri-gate TFT NVM. Second, the channel volume of the GAA Nanosheet TFT NVM is smaller than that of the tri-gate TFT NVM. Relative to the tri-gate device, the GAA Nanosheet TFT NVM with an ultra-thin body has a higher electron concentration owing to the larger total number of induced electrons in the smaller volume of the channel in the BBHE condition. The tri-gate TFT NVM has a thicker body and does not have a bottom gate. Therefore, the electron concentration in the channel of the tri-gate TFT NVM does not increase obviously at $V_G = 3V$, $V_D = -3V$. The horizontal electric field is enhanced by the gate bias in the GAA Nanosheet TFT NVM because of




FIGURE 8. Retention characteristics of the GAA Nanosheet TFT NVMs through BBHE programming method and FN programming method.

the high concentration gradient between the channel and the drain of the GAA Nanosheet TFT NVM in Fig. 7(c). The GAA Nanosheet TFT NVM has an electron-rich channel in the BBHE condition. To balance the carrier concentration between the electron-rich channel and the drain, the horizontal electric field further increases in the depletion region of the drain when the gate bias is applied to the ultra-thin GAA Nanosheet TFT NVM [12].

To program data through the BBHE method, the free electron created from the band-to-band tunneling must be accelerated by a high horizontal electric field in the depletion region [8]. Therefore, the GAA Nanosheet TFT NVM reveals high programming speed because of the high horizontal electric field in the GAA Nanosheet structure. When gate voltage is zero, the programming efficiency of the GAA Nanosheet TFT NVM decreases obviously due to the low electron-hole pair generation rate of band-to-band tunneling. As mentioned before, this low BBHE efficiency at $V_G = 0V$ occurs also because the gate bias can enhance the horizontal electric field in the GAA Nanosheet structure. The gate bias can force energy band bending in the channel of the GAA Nanosheet TFT NVM. A gate bias of $V_G = 3V$ leads to steep energy band bending in the channel. Consequently, the conduction band is close to the Fermi-level in the ultra-thin channel of the GAA Nanosheet TFT NVM, which causes high electron concentration for the whole channel during BBHE operation. Therefore, the gate voltage is essential to enhance the electron-hole pair generation rate and to increase the electron energy of the GAA Nanosheet TFT NVM during BBHE operation.

Fig. 8 plots the retention characteristics of the GAA Nanosheet TFT NVM using the BBHE programming method and the FN programming method. The memory windows of the GAA Nanosheet TFT NVM using the BBHE programming method and the FN programming method are 72% and 26%, respectively, after ten years at $85^\circ C$. To further discuss the retention characteristics, we discuss the electron behavior in the charge trapping layer for BBHE and FN programming operations. Because the electrons gain insufficient energy in the channel through FN-tunneling, the




FIGURE 9. Transmission coefficient with electron energy from 0 eV to 3.4 eV for the trap levels of 0.8 eV and 1.45 eV.

electron net velocity is much smaller than thermal velocity. Thus, the electrons suffer enormous collisions because of their random behavior when the electrons pass through the tunneling oxide in the FN-tunneling operation. In the BBHE operation, the net velocity of the BBHE electrons is the same order of magnitude of thermal velocity (approximately 10^7 cm/s). Relative to the FN-tunneling electrons, these energetic BBHE electrons have fewer collisions in the tunneling oxide and preserve more energy in the charge trapping layer. The transmission coefficient of a free electron with mass = m_e and energy = E for a shallow and narrow quantum well with the depth = $-V_0$ is as follows [13]:

$$T^{-1} = 1 + \frac{V_0^2}{4E(E + V_0)} \sin^2 \left(\frac{d}{h} \sqrt{2m_e(E + V_0)} \right)$$

where h is Planck's constant and d is the width of the quantum well. The trap level in the SONOS NVM is 0.8 eV to 1.45 eV in the charge trapping layer [14]. The capture cross-section area of the SONOS NVM is approximately 10^{-13} cm² to 10^{-14} cm² (diameter ~ 1 nm) [15]. Based on the information and the aforementioned equation, the transmission coefficient versus the electron energy is calculated and shown in Fig. 9 for the trap levels of 0.8 eV and 1.45 eV. We should notice that transmission coefficient = 1 means the trap becomes "transparent" for the electrons [13]. The shallow trap with trap level = 0.8 eV is transparent for electrons with energy over 0.7 eV. The deep trap with trap level = 1.45 eV is transparent for the electrons with energy over 1.27 eV which is much larger than that with trap level = 0.7 eV. Accordingly, energetic free electrons created by BBHE tend to pass through shallow traps in the charge trapping layer and stay in deep trap sites. Consequently, the GAA Nanosheet TFT NVM programmed by the BBHE programming method reveals more satisfactory retention characteristics than does the GAA Nanosheet TFT NVM programmed by the FN programming method. However, further optimizations for the thickness and the uniformity of the tunneling oxide are necessary to improve the endurance characteristics of the GAA Nanosheet TFT NVM. The thick tunneling oxide of the GAA Nanosheet TFT NVM results in high erasing bias. The guaranteed P/E

cycle of the Nanosheet TFT NVM is less than one hundred times due to the high erasing bias which stresses the non-uniform oxide in the GAA structure.

IV. CONCLUSION

A low-voltage BBHE programming method is successfully demonstrated in the GAA Nanosheet TFT NVM. The gate bias enhances the horizontal electric field in the ultra-thin channel of the GAA Nanosheet TFT NVM. Accordingly, this enlarged horizontal electric field generates energetic hot electrons that surmount the tunneling oxide easily. Therefore, the GAA Nanosheet TFT NVM can achieve low-voltage programming bias. In addition, these energetic electrons tend to pass shallow trap sites and remain in deep trap sites in the BBHE programming process. Consequently, the BBHE programming method shows better retention characteristics than does the FN programming method in the GAA Nanosheet TFT NVMs. Furthermore, this investigation examines the feasibility of the p-type GAA Nanosheet TFT NVM for future AMLCD SOP and three-dimensional layer-to-layer stacked high-density flash memory applications.

REFERENCES

- [1] B. S. Doyle *et al.*, "High performance fully-depleted tri-gate CMOS transistors," *IEEE Electron Devices Lett.*, vol. 24, no. 4, pp. 263–265, Apr. 2003.
- [2] B. Yu *et al.*, "FinFET scaling to 10 nm gate length," in *IEDM Tech. Dig.*, 2002, pp. 251–254.
- [3] T.-C. Liao *et al.*, "Novel gate-all-around poly-Si TFTs with multiple nanowire channels," *IEEE Electron Device Lett.*, vol. 29, no. 8, pp. 889–891, Aug. 2008.
- [4] N. Loubet *et al.*, "Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET," in *VLSI Tech. Dig.*, 2017, pp. T230–T231.
- [5] T. M. Lee *et al.*, "Accurate performance evaluation for the horizontal nanosheet standard-cell design space beyond 7nm technology," in *IEDM Tech. Dig.*, 2017, pp. 29.3.1–29.3.4.
- [6] M. H. White, D. A. Adams, and J. Bu, "On the go with SONOS," *IEEE Circuits Devices Mag.*, vol. 16, no. 4, pp. 22–31, Jul. 2000.
- [7] K.-T. Park, D.-S. Byeon, and D.-H. Kim, "A world's first product of three-dimensional vertical NAND flash memory and beyond," in *Proc. NVMTS*, 2014, pp. 27–29.
- [8] T. Ohnakado *et al.*, "Novel electron injection method using band-to-band tunneling induced hot electrons (BBHE) for flash memory with a P-channel cell," in *IEDM Tech. Dig.*, 1995, pp. 11.5.1–11.5.4.
- [9] M.-T. Wu, H.-T. Lue, K.-Y. Hsieh, R. Liu, and C.-Y. Lu, "Study of the band-to-band tunneling hot-electron (BBHE) programming characteristics of P-channel bandgap-engineered SONOS (BE-SONOS)," *IEEE Trans. Electron Devices*, vol. 54, no. 4, pp. 699–706, Apr. 2007.
- [10] Y. Sun *et al.*, "Demonstration of memory string with stacked junctionless SONOS realized on vertical silicon nanowire," in *IEDM Tech. Dig.*, 2011, pp. 223–226.
- [11] S.-C. Chen *et al.*, "A novel nanowire channel poly-Si TFT functioning as transistor and nonvolatile SONOS memory," *IEEE Electron Device Lett.*, vol. 28, no. 9, pp. 809–811, Sep. 2007.
- [12] L.-C. Chen *et al.*, "The physical analysis on electrical junction of junctionless FET," *AIP Adv.*, vol. 7, no. 2, Jan. 2017, Art. no. 025301.
- [13] D. J. Griffiths, *Introduction to Quantum Mechanics*, 2nd ed. Upper Saddle River, NJ, USA: Prentice-Hall, 1995, ch. 2, pp. 78–82.
- [14] Y. Yang and M. H. White, "Charge retention of scaled SONOS nonvolatile memory devices at elevated temperatures," *Solid-State Electron.*, vol. 44, no. 6, pp. 949–958, 2000.
- [15] C.-C. Chao and M. H. White, "Characterization of charge injection and trapping in scaled SONOS/MONOS memory devices," *Solid-State Electron.*, vol. 30, no. 3, pp. 307–319, 1987.



LUN-CHUN CHEN was born in Yi-Lan County, Taiwan, in 1985. He received the M.S. degree from the Department of Engineering and System Science, National Tsing Hua University, Hsinchu, Taiwan, in 2009, where he is currently pursuing the Ph.D. degree. He is also a Device Engineer with Business Group I, eMemory Technology Inc., Hsinchu.



JIA-JIUN WU was born in Yilan County, Taiwan, in 1988. He received the master's degree from the Department of Electronics Engineering, Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, in 2012. He is a Product Engineer with the Taiwan Semiconductor Manufacturing Co. (tsmc), Taiwan, as a Senior Engineer. He was engaged in developing CMOS, MEMS, UHV, and flash memory.



HUNG-BIN CHEN was born in Kaohsiung, Taiwan, in 1981. He received the Ph.D. degree in electronics engineering from the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, in 2013. He has been a Quality and Reliability Principle Engineer with TSMC Technology Inc., Hsinchu, since 2013.



MU-SHIH YEH was born in Taipei, Taiwan, in 1985. She received the Ph.D. degree from the Department of Engineering and System Science, National Tsing Hua University, Hsinchu, Taiwan, in 2015. She joined the National Nano Device Laboratories (NDL), NARL, Hsinchu, as an Associate Research. She was engaged in developing the fabrication of nanoelectronic devices, SiGe nanodevices, junctionless nanodevices, gate-all-around nanodevices, thin film transistors, FinFET, and flash memory devices. In 2018, she joined

Systems Development Center, National Chung-Shan Institute of Science and Technology (NCSIST), Taiwan, as an Engineer.



YU-SHUO CHANG was born in Yilan County, Taiwan, in 1992. He received the M.A. degree from the Department of Engineering and System Science, National Tsing Hua University, Hsinchu, Taiwan, in 2016. He joined the United Microelectronics Corporation (UMC), Hsinchu, as a Senior Engineer. He was engaged in developing novel logic devices and model simulations.



YU-RU LIN was born in Kaohsiung, Taiwan, in 1990. She is currently pursuing the Ph.D. degree within the Department of Engineering and System Science, National Tsing Hua University, Hsinchu, Taiwan. Her current research interests include fabrication nanoelectronic devices, flash memory devices, junctionless nanodevices, thin-film transistors, FinFETs, and gate-all-around nanodevices.



SHIH-HAN LIN was born in Taichung, Taiwan, in 1988. She received the M.A. degree from the Department of Engineering and System Science, National Tsing Hua University, Hsinchu, Taiwan, in 2012. She joined the Taiwan Semiconductor Manufacturing Co. (tsmc), Taichung, Taiwan, as a Senior Engineer. She was engaged in yield enhancement of IC fabrication.



MING-HUNG HAN received the Ph.D. degree in electronics engineering from the Institute of Electronics, National Chiao Tung University, Hsinchu, Taiwan, in 2013. He joined the Taiwan Semiconductor Manufacturing Co. (tsmc), Taiwan in 2013. His current research interests include modeling and simulation of semiconductor nanodevices and circuits, high voltage power CMOS, and Si-based solar cells.



YUNG-CHUN WU received the B.S. degree in physics from National Central University in 1996, the M.S. degree in physics from National Taiwan University in 1998, and Ph.D. degree from National Chiao-Tung University, Taiwan, in 2005. From 1998 to 2002, he was an Assistant Researcher at National Nano Device Laboratories, Hsinchu, Taiwan, engaged in the research of single electron transistors and electron beam lithography technology. In 2006, he joined the Department of Engineering and System Science, National Tsing

Hua University, Hsinchu, where he is currently an Associate Professor. His research interests include nanoelectronic X-FET devices, TCAD simulation, flash memory devices, and solar cells. He is the author of the book *3D TCAD Simulation for CMOS Nanoelectronic Devices*.