Received 13 August 2018; revised 17 October 2018; accepted 11 November 2018. Date of publication 19 November 2018; date of current version 1 March 2019. The review of this paper was arranged by Editor E. Sangiorgi.

Digital Object Identifier 10.1109/JEDS.2018.2881335

A High-Performance InAs/GaSb Core-Shell Nanowire Line-Tunneling TFET: An Atomistic Mode-Space NEGF Study

ARYAN AFZALIA[N](https://orcid.org/0000-0002-5260-0281) ¹,2, GERBEN DOORNBOS [1](https://orcid.org/0000-0002-6259-0021), TZER-MIN SHEN3, MATTHIAS PASSLACK¹ (Fellow, IEEE), AND JEFF WU³

> 1 TSMC Europe, 3001 Leuven, Belgium 2 IMEC, 3001 Leuven, Belgium 3 TSMC, Hsinchu 308-44, Taiwan

CORRESPONDING AUTHOR: A. AFZALIAN (e-mail: aryan.afzalian@imec.be)

ABSTRACT Using a tight-binding mode-space NEGF technique, we explore the essential physics, design and performance potential of the III-V core-shell (CS) nanowire (NW) heterojunction tunneling field-effect transistor (TFET). The CS TFET "line-tunneling" current increases significantly with the core diameter d_C and outperforms the best III-V axial "point-tunneling" NW heterojunction TFET I_{ON} by up to 6× for $d_C = 6.6$ nm. Reaching such a high level of current at low supply voltage, however, requires and involves specific and sometime unanticipated optimizations and physics that are thoroughly investigated here. In spite of the commonly accepted view, we also show and explain the weak gate-length dependency observed for the line-tunneling current in a III-V TFET. We further investigate the effect of electronphonon scattering and discrete dopant impurity band tails on optimized CS NW TFETs. Including those non-idealities, the CS-TFET inverter performance significantly outperforms that of the axial TFETs. The low-power (LP) $V_{\text{DD}} = 0.35V$ CS-inverter delay is comparable to that of the high-performance (HP) Si CMOS using $V_{\text{DD}} = 0.55V$, which shows promise for an LP TFET technology with HP speed.

INDEX TERMS Semiconductor device modeling, semiconductor heterojunctions, tunnel transistors, quantum wires, quantum effect semiconductor devices, quantum theory.

I. INTRODUCTION

Based on band-to-band tunneling (BTBT) through gate modulation of reverse-biased PN junctions, the tunneling field-effect transistor (TFET) is a promising candidate as building block to reduce the power consumption in electronic circuits, owing to its ability to reach inverse subthreshold slope (SS) below the thermal limit (60mV/dec at room temperature) [\[1\]](#page-9-0). Due to its principle of operation that is BTBT based, the TFET also intrinsically features a lower drive current than a MOSFET. Its current versus gate-voltage $(I_D(V_G))$ characteristics show slow increase, saturation, and even decrease in the on state [\[2\]](#page-10-0). As of today, TFETs have shown drive-current levels compatible for low-power (LP) CMOS applications but cannot reach the higher drive-current level requested by the more demanding high-performance (HP) circuits [\[3\]](#page-10-1). Finding a combination of architecture and materials that allows for an on-current level compatible with HP

applications but at reduced power supply voltage (V_{DD}) and power consumption is, however, of paramount interest for future CMOS technology nodes.

To increase the current drive, TFET architectures with the band-to-band tunneling (BTBT) current aligned with the gate-induced electric field, the so-called "line-tunneling" (LT) TFETs (Fig. [1a](#page-1-0)), have been proposed to replace "pointtunneling" (PT) TFETs, in which BTBT occurs along the direction perpendicular to the gate-induced electric field [\[4\]](#page-10-2). LT TFETs have been studied both theoretically [\[5\]](#page-10-3), [\[6\]](#page-10-4) and experimentally [\[7\]](#page-10-5), [\[8\]](#page-10-6) in group IV material systems. They have shown improved current drive vs. their PT TFETs counterpart, although the current drive was typically below $10\mu A/\mu m$ and too low for CMOS applications [\[9\]](#page-10-7). Recently the LT-TFET concept was applied to twodimensional (2D) material systems [\[10\]](#page-10-8), [\[11\]](#page-10-9). Theoretical atomistic DFT-NEGF models predict a drive-current level of 75μ A/ μ m [\[10\]](#page-10-8), i.e., closer to LP application requirements and somewhat comparable with III-V PT TFETs.

To enhance BTBT and increase I_{ON} , III-V semiconductor based TFETs have indeed been found very attractive, since III-V materials can provide small tunneling masses and heterojunctions that present favorable staggered- or broken-gap alignments. Possibility of drive-current levels compatible for LP circuits, i.e., of the order of 1 or a few 100 μ A/ μ m, have been predicted theoretically and demonstrated experimentally in various III-V materials, such as InAs/GaSb or InGaAs/GaAsSb III-V heterojunction PT-TFET technologies [\[12\]](#page-10-10)–[\[15\]](#page-10-11).

There is little report on the III-V LT TFETs. III-V LT TFETs fabricated by top-down [\[16\]](#page-10-12), [\[17\]](#page-10-13) and bottom-up approaches [\[18\]](#page-10-14) were studied experimentally. The device dimensions were µm size and suffered from large contact resistances. In $[16]$, semi-classical simulations on μ m-size devices were also performed and have predicted large oncurrent levels for the structure. As of today, there is no report of the physics, design and the fundamental performance limit of such a technology at scaled dimensions, which is the scope of this paper. As a case of study, we explore here a coreshell III-V heterojunction nanowire TFET, which is similar, but at scaled dimensions, to the device fabricated in [\[18\]](#page-10-14). Fabrication process by a bottom-up vertical approach and experimental results can also be found in [\[19\]](#page-10-15).

We report the first atomistic quantum-transport modeling study of the III-V InAs/GaSb GAA NW CS TFET, shedding light on its physics, design and fundamental performance limit. We demonstrate, for the $1st$ time, a scaled TFET technology potentially suitable for HP applications.

In Section II, our mode-space (MS) tight-binding (TB) NEGF modeling approach is presented, including its extension to dissipative transport and the algorithm optimizations to allow for the atomistic simulation of 10 nm diameter NW TFETs beyond the ballistic approximation. We then apply our simulation method to III-V CS NW heterojunction TFETs. In Section III, the essential physics, design and performance potential of the ideal ballistic CS devices are studied. In Section IV, we investigate the effect of electronphonon scattering and discrete dopant-impurity band tails on optimized CS TFETs, assessing the impact of these fundamental sources of non-ideality on steep swing and performance.

II. DEVICE STRUCTURE AND TB MS NEGF METHOD

Fig. [1a](#page-1-0) shows a schematic of a simulated CS InAs/GaSb GAA NW nTFET and introduces the necessary definitions. Due to the presence of BTBT within a strongly confined core and shell heterojunction, full-band quantum-transport simulations, such as atomistic tight-binding (TB) simulations within the NEGF framework and using a large atomic basis including spin orbit (SO) coupling, such as *sp*3*s*[∗] *with SO* coupling (*sp*³*s*[∗]*SO*, 10 orbitals/atom), [\[2\]](#page-10-0),[\[20\]](#page-10-16),[\[21\]](#page-10-17) are required to accurately assess the performance of a scaled III-V line-tunneling TFET NW. Due to their computational

FIGURE 1. (a) Schematic view of an optimized GaSb/InAs core-shell (CS) NW GAA PIN nTFET with core diameter d_C **, and shell thickness** t_{SH} **. The total diameter** $d = d_C + 2 \times t_{SH}$ **. The LT-current flow in the device in on-state is schematically represented by red arrows.** *E-k* **dispersion computed from the original (RS) TB models (**-**) and from optimized (cleaned) MS bases (x) of (b) a GaSb core / InAs shell NW slab of a CS device with a** $d = 10.2$ nm, $d_f = 6.6$ nm and $t_{SH} = 1.8$ nm **(C6***.***6S1***.***8), (c) a** *d* **= 6***.***6 nm InAs NW slab and (d) a** *d* **= 6***.***6 nm GaSb NW slab.** *sp***3***s***∗***SO* **(***SO* **⁼ spin-orbit coupling, 10 orbitals/atom) TB basis.**

cost, dictated by the 3D geometry (the full 3D geometry of the NW need to be explicitly simulated) and the atomistic nature, these simulations are too expensive to afford at technology relevant dimensions using a real-space (RS) technique [\[2\]](#page-10-0), [\[15\]](#page-10-11). We therefore used an efficient and accurate mode-space (MS) tight-binding (TB) NEGF method that has shown million-atom simulation capability for the simulation of axial NW PT TFETs [\[2\]](#page-10-0), [\[22\]](#page-10-18). For the atoms, we used the sp^3s*SO TB parameter set from [\[23\]](#page-10-19), for which we have demonstrated an accurate match of the simulated BTBT currents to experimental measurements in an InAs NW having a 12 nm diameter and to a InAs/GaSb Esaki tunnel diode [\[2\]](#page-10-0).

The general mode-space NEGF theory has been described in detail elsewhere [\[24\]](#page-10-20)–[\[29\]](#page-10-21). Some specific algorithm optimizations that enabled us to simulate in a dissipative and atomistic way, by far, the largest NW reported in the literature merit, however, attention. We will only cover here the minimum set of equations to cover those and refer the interested reader to the reference above for more details. Using the recursive Green's Function (RGF) algorithm [\[30\]](#page-10-22), the simulation time increases with a power-3 law with respect to the number of atoms in the cross-sectional slab of the nanowire, i.e., a power-6 law with respect to its diameter, and NWs with diameter smaller than 3 to 4 nm are typically simulated with atomistic RS NEGF methods when scattering is included [\[31\]](#page-10-23), [\[32\]](#page-10-24). The CS NWs simulated here feature diameters as large as 10.2 nm. Even using a combination of MS, state-of-the-art atomistic simulator and the latest generation Intel Xeon processors, one such IV simulation takes about 1 week on 400 cores using 15 GB of RAM/core for the ballistic case and 4 weeks on 800 cores using 19 GB of RAM/core for the case including electron – phonon scattering. This was achieved after a thorough code optimization and using an adaptive grid with 800 energy points.

The equations for retarded (G^R) , lesser $(G^<)$ and greater $(G[>])$ Green's functions read [\[32\]](#page-10-24):

$$
G^{R} = \left(EI_{N} - H - \Sigma^{R} \right)^{-1}, \tag{1}
$$

$$
G^{\leq} = G^R \Sigma^{\leq} G^{R\dagger},\tag{2}
$$

$$
G^> = G^R - G^{R\dagger} + G^< \tag{3}
$$

 E is the scalar energy. I_N the identity matrix (of rank N), *H* the device Hamiltonian, and $\Sigma^{R,<}$ the retarded, lesser self-energies that include the interaction terms (e.g., with the semi-infinite leads $\Sigma_C^{R,<}$ and the electron – phonon scattering terms $\Sigma_S^{R,<}$ are matrices of rank *N*, the total number of atoms in the device \times the number of orbitals/atoms.

To change from the original real space of size *N* to the reduced mode space of size $n (n < N)$, a block-diagonal unitary transformation matrix U of size $N \times n$ has to be constructed. Each sub-block U_{x_i} of U is the transformation matrix for the x_i^{th} slab of the device composed of the $n_{\rm xi}$ chosen orthonormal basis eigenvectors $\{\Psi_{\rm xi}\}\$ in the $N_{\rm xi}$ - dimensional slab. In matrix notation, any approximate MS quantity, e.g., the device Hamiltonian is expressed as:

$$
h = U^{\dagger} H U \tag{4}
$$

In the text we use capital letters for RS quantities and small letters for MS ones. By transforming each terms of the right-hand side of equation (1) and (2) using (3) , we obtain the mode-space expression for g^R , g^{\lt} and g^{\gt} :

$$
g^R = \left(EI_n - h - \sigma^R \right)^{-1},\tag{5}
$$

$$
g^{<} = g^{R} \sigma^{<} g^{R\dagger},
$$

\n
$$
g^{>} = g^{R} - g^{R\dagger} + g^{<}
$$
\n(6)

For atomistic Hamiltonians, constructing the slab unitary transformation matrices, U_{Xi} , requires an optimization procedure to clean the unphysical modes that arise from selecting an incomplete subspace basis [\[2\]](#page-10-0), [\[20\]](#page-10-16), [\[22\]](#page-10-18). Fig. [1b](#page-1-0)-d show and compare to the RS model, an essentially unphysicalmode free band structure (in the energy window relevant for the transport simulations) obtained from a cleaned MS basis for a GaSb core / InAs shell slab of a CS device with a total $d = 10.2$ nm, core diameter $d_C = 6.6$ nm and shell thickness $t_{\text{SH}} = 1.8$ nm, a $C_{6.6}S_{1.8}$ device, as well as for an InAs and a GaSb axial NW slab with $d = 6.6$ nm.

A. REAL-SPACE VS. MODE-SPACE DENSITY INTEGRATION

The NEGF computed real-space electron (*n*) and hole (*p*) densities are requested by the Poisson equation solver to perform the self-consistent loop. The RS densities at coordinate *ri* (typically an atomic site and orbital number in an atomistic basis) are obtained by integrating the RS diagonal elements of the lesser and greater Green's functions:

$$
n(r_i) = \frac{1}{2\pi} \int_{E_N(r_i)}^{\infty} -iG^{<}(r_i, r_i, E)dE
$$
 (8)

$$
p(r_i) = \frac{1}{2\pi} \int_{-\infty}^{E_N(r_i)} iG^>(r_i, r_i, E) dE \tag{9}
$$

$$
E_N(r_i) = \frac{E_V(r_i) + E_C(r_i)}{2} + V(r_i)
$$
 (10)

 $E_V(r_i)$ is the valence band maximum, $E_C(r_i)$ the conduction band minimum and $E_N(r_i)$ the neutrality point (typically sets as the middle of the bandgap energy) including the local electrostatic potential energy $V(r_i)$ at coordinate r_i . Our calculation being performed in MS, $g²$ and $g³$ need to be transformed back to RS before computing *n* and *p*. Taking as an example the electron concentration, a direct transcrip-tion of eq. [\(8\)](#page-2-1) is achieved by first up-converting $g^{\leq}(E)$ to real space for each energy, *E*, using the reverse transformation operation that the one used in eq. [\(4\)](#page-2-2):

$$
G^{\leq} = Ug^{\leq}U^{\dagger} \tag{11}
$$

Then, the integration in real space using eq. [\(8\)](#page-2-1) is performed.

The real-space integration method is general and ensure that the density integration uses the local $E_N(r_i)$ including the local potential for each atom. It does, however, require up-converting the lesser or greater Green's functions individually for each energy *E*. An alternative and faster method would consist of swapping the order of up-conversion and integration. In that case the densities are integrated in MS directly. Then the densities are obtained within a single up-conversion:

$$
n = -\frac{i}{2\pi} U \{ \int_{\tilde{E}_N}^{\infty} g^{<}(E) dE \} U^{\dagger}
$$
 (12)

This is, however, only possible if a MS neutrality point can be found. As the only remaining spatial information is the position of the slab x_i (the remaining MS degrees of freedom are eigenmodes indices and a clear relation between those and the energy-subband information is typically lost by construction of the optimized unitary transformation matrix in a full-band atomistic representation), we need to find a common neutrality-Energy $E_N(x_i)$ definition that holds for every atom of the slab. This is possible, providing that the slab bandgap is sufficiently larger than the local variation of the neutrality point of individual atoms, using the averaged neutrality point of all the N_{Xi} atoms \times orbitals of the slab:

$$
\tilde{E}_N(x_i) = \sum_{N_{Si}} \frac{E_N(r_i, r_i \in x_i)}{N_{Si}} \tag{13}
$$

In that case, despite the local potential variation on different atoms, the average neutrality point is sufficiently within the gap so that its exact location is inconsequential to the electron and hole total integrated values.

FIGURE 2. *ID***(***VG***) characteristics of a C3S1***.***² NW CS nTFET computed from the RS TB model and from optimized (cleaned) MS bases. The relative MS to RS error is = 1%. Typical MS to RS speedup are** *>* **100×.**

In the axial NW case, each slab is either composed of InAs or GaSb, and a bandgap of at least several 100 meV (Fig. [1c](#page-1-0)-d) is present, allowing for the faster MS integration of the density. It was verified that such an approach gives results in perfect agreement with RS NEGF [\[2\]](#page-10-0), [\[15\]](#page-10-11). In the CS device, at least part of the device features slabs that encompass both materials with a broken or close to broken slab bandgap (Fig. [1b](#page-1-0)). In that case, a neutrality point only exists locally and only the slower real-space density integration yields results in good agreement with the RS NEGF results (Fig. [2\)](#page-3-0). Note that, for real-space densities, only the diagonal element of $G^{<,>}$ are needed. This is exploited in our algorithm to considerably fasten the up-conversion operation [\(11\)](#page-2-3). Still, the RS-density integration scheme typically increases the simulation time by 1.5 to 1.8×, when compared to the faster MS-density integration method.

B. ELECTRON–PHONON SCATTERING

Within the self-consistent Born approximation, the selfenergy for the electron-phonon interaction is:

$$
\Sigma_S^< D^< G^<\tag{14}
$$

with the free phonon Green's function D^{\lt} [\[33\]](#page-10-25). Assuming the phonons stay in equilibrium, [\(14\)](#page-3-1) can be written as:

$$
\Sigma_S^<(r_i, r_j, E) = \int \frac{dq}{(2\pi)^3} e^{iq.(r_i - r_j)} |M_q|^2
$$

$$
\times (N_q + \frac{1}{2} \pm \frac{1}{2}) G^<(r_i, r_j, E \pm \hbar \omega_q)
$$
 (15)

where *q* and ω_q are the phonon wave vector and the corresponding angular frequency, \hbar is the reduced Plank's constant, N_q is the phonon occupation number. M_q is the electron-phonon coupling matrix, which depends on the exact scattering mechanism.

In MS, to compute [\(15\)](#page-3-2), it is possible to up-convert $g⁰$ to RS using [\(11\)](#page-2-3), compute Σ_S^{\lt} using [\(15\)](#page-3-2), then, finally compute σ_S^{\langle} using [\(4\)](#page-2-2) for further use. This seriously impact the speed and memory usage of the simulation due to the number of up and down conversions from MS to RS and the need to store in memory the very large RS matrices. To tackle the numerical burden of considering e-ph in such large NW devices, we therefore used a direct MS equivalent expression based on a form factor method [\[29\]](#page-10-21):

$$
\sigma_{S,mn}^{<} (x_i, x_j, E) = \int \frac{dq}{(2\pi)^3} e^{iq_x(x_i - x_j)} |M_q|^2
$$
\n
$$
\times \sum_{kl} (N_q + \frac{1}{2} \pm \frac{1}{2}) g_{kl}^{<} (x_i, x_j, E \pm \omega q)
$$
\n
$$
\times F_{mn}^{kl}(x_i, x_j, q_t) \tag{16}
$$

where *m*, *n*, *k*, *l* are slab eigenmode indices, while q_x and *q*^t are the longitudinal and transversal components of the phonon wave vector *q*, respectively. To solve this equation, we need to do some approximations. In this work acoustic, optical and polar-optical phonons will be considered within a local approximation. That is, we only keep terms with $r_i = r_i$ in [\(15\)](#page-3-2). Although the NEGF formalism provides a theoretical framework to consider non-local scattering, the local approximation has to be done to use the faster RGF algorithm and keep the simulation time and memory manageable in a device with realistic dimensions (see [\[2\]](#page-10-0), [\[31\]](#page-10-23)). Acoustic and optical phonons tend to be local mechanisms as their M_q term is not much *q* dependent [\[2\]](#page-10-0), [\[29\]](#page-10-21). Polar-optical phonons, on the other hand, feature non-local components, but we only keep here the local (largest) interaction term [\[2\]](#page-10-0). Using the local approximation, the scattering self-energy $\Sigma_{\rm S}^{<}$ is diagonal and the form factor *F* simplifies to:

$$
F_{mn}^{kl}(x_i) = \int \Psi_m^*(y, z; x_i) \Psi_n(y, z; x_i)
$$

$$
\times \Psi_k(y, z; x_i) \Psi_l^*(y, z; x_i) dy dz
$$
 (17)

Still, this expression is a power-4 expression of the x_i^{th} slab n_{xi} MS basis vectors. Despite the reduction of the slab size from N_{xi} = several 10 000 in RS to n_{xi} = several 100 of modes in MS, this expression rapidly becomes inapplicable in an atomistic framework. For the $d = 10.2$ nm case, typical n_{xi} values are ranging from 550 to 600 (slabs made of different materials typically have a different number of modes for a given energy window), leading to the computation and application of more than 100 billion form factors per slab. To keep the problem tractable, we used an uncoupledmode approximation for the computation of the self-energy, that is, we only keep the terms with $m = n$ and $k = l$ in [\(16\)](#page-3-3) and [\(17\)](#page-3-4). If the mode coupling between the modes is neglected, g^{\textless} and σ_S^{\textless} become diagonal [\[27\]](#page-10-26). In practice, even with mode coupling, g_{kl}^{\lt} terms with $k \neq l$ are typically small compared to g_{kk}^{\lt} ones. In addition, inspecting the

form-factor equation [\(17\)](#page-3-4), it can be seen from the orthonormality of the wave function that terms with $m \neq n$ and $k \neq l$ are small, due to the reduced wave-function overlap. As a result of these two facts, it is reasonable to expect that terms with $m \neq n$ and $k \neq l$ add little contribution to σ_S^{\lt} and can be neglected. In [\[29\]](#page-10-21), we have verified using effectivemass Hamiltonians that the uncoupled-mode approximation for the self-energy gives accurate results, even in case of strong mode coupling. A similar validation was performed for tight-binding bases [\[34\]](#page-10-27). Note that the uncoupled-mode approximation is only used for the self-energy calculation, while the mode-coupling terms (g_{kl}^{\lt} terms $k \neq l$ that are not further multiplied with a reduced form factor term) are kept in [\(11\)](#page-2-3) for the carrier density calculation [\[29\]](#page-10-21), [\[31\]](#page-10-23).

Because of the interdependence between $g<$ and $\sigma<$ (see (6) and [\(16\)](#page-3-3)), it is common to add to the outer Poisson-NEGF loop, an inner loop that iterates [\(6\)](#page-2-4) and [\(16\)](#page-3-3). After a new potential has been computed and used to update the Hamiltonian of the system, one starts with an initial guess for σ^{\le} . It can be σ_C^{\le} (the contact self-energy, i.e., $\sigma_S^{\le} = 0$, the ballistic case, used for the first iteration) or σ_C^{\lt} + a σ_S^{\lt} value computed from a previous Poisson-NEGF iteration and interpolated to the updated energy mesh of the new outer iteration [\[29\]](#page-10-21). Equations [\(6\)](#page-2-4) and [\(16\)](#page-3-3) are then iterated up to convergence of the charge density. This approach typically requires many expensive NEGF iterations. We have verified that removing the inner loop (i.e., performing (6) and then [\(16\)](#page-3-3) only once, using for [\(6\)](#page-2-4) the interpolated σ_s^{\langle} values from the previous Poisson iteration) is stable and accurately converges (both in terms of charge and current conservation convergence) for the NW case. Although it may sometimes require more outer Poisson-NEGF loops, it leads to the fastest convergence (i.e., the less NEGF iterations to compute a bias point) in most cases. We used this approach here to fasten the computation while maintaining excellent accuracy.

III. IDEAL CS HETEROJUNCTION TFETS *A. PHYSICS AND DESIGN*

Fig. [3](#page-4-0) shows the dependence of the simulated ballistic oncurrent (I_{ON}) on d_C for optimized InAs/GaSb heterojunction CS and axial n- and pTFETs. The CS TFET I_{ON} per wire significantly increases with d_C and outperforms the best axial TFET I_{ON} by up to $6 \times$. Reaching such a high level of current at $V_{\text{DD}} = 0.3V$, however, requires specific optimizations as we will describe below.

Fig. [4a](#page-4-1) and [5a](#page-5-0) show the shell conduction-band (CB_{SH}) and core valence-band (VB_C) edges along the channel direction, *x*, as well as the current spectrum $J(x, E)$ in off- and on-state, respectively, for a well-designed ideal $C_{5,4}S_{1,8}$ CS nTFET. In the off-state (Fig. [4a](#page-4-1)) CB_{SH} is at a higher energy than VB_C and the BTBT path from the core to the shell is closed. The core-channel-to-drain BTBT leakage current is suppressed by the use of a wider-bandgap lattice-matched AlSb blocking layer (BL). In the on-state (Fig. [5a](#page-5-0)), CB_{SH} is pushed below VB_C in the channel by the action of the gate electric field.

FIGURE 3. Impact of (core) diameter on I_{ON} (current per wire) of **optimized ideal axial, and CS InAs/GaSb GAA NW n- and pTFETs.** $I_{\text{OFF}} = 1$ **pA/wire,** $V_{\text{D}} = 0.3$ V. Gate oxide: 1.8 nm Al₂O₃ oxide. For the CS **TFETs, the on-current density** J_{ON} **, i.e., the ratio of** I_{ON} **/** d_C^2 **is also** shown (inset). $V_G = 0.3$ V.

FIGURE 4. Current spectrum *J(E, x)* **in A/eV (surface plot), as well as shell conduction band (CBSH) (-) and core valence band (VBC) (–) edges, along** the channel direction *x* for the optimized $d_C = 5.4$ nm $C_{5.4}S_{1.8}$ CS nTFET in **off-state (a) under ballistic approximation and (b) with electron-phonon scattering (e-ph).**

A virtually 0 tunneling distance and a full transmission of the device transmission states (TS) can be achieved in a given energy range, enabling a high "line-tunneling" drive current.

The low level of on-current observed for $d_C < 4$ nm in a CS nTFET is caused by the combination of staggered InAs/GaSb effective bandgap (related to the strong quantum confinement) and core-channel depletion (CCD) by the gate field in narrow CS devices. CCD prevents carriers to populate the core-channel in on-state and strongly suppresses the inversion of CB_{SH} and VB_C , hence line-tunneling. It needs to be mitigated by a high core-channel doping, N_{CC} , (Fig. [6\)](#page-5-1). The smaller d_C , the larger the doping needs to be. For $d_C = 1.8$ nm, even with a doping concentration $> 1 \times 10^{21}$ cm⁻³, i.e., typically above the solubility limit of these III-V materials, it was not possible to prevent CCD and achieve line tunneling, so that the drive current remained low. At $d_C = 5.4$ and 6.6 nm, a $N_{CC} = 8 \times 10^{19}$ (see inset of Fig. [6\)](#page-5-1) and 5×10^{19} cm⁻³, respectively, is optimal.

Similar causes hamper the performance of the CS pTFET at small $d_{\rm C}$. Compared to the n-case, a larger $d_{\rm C}$ is required to enable a strong line-tunneling current due to the larger

FIGURE 5. Current spectrum $J(E, x)$ in A/eV, CB_{SH} (-) and VB_C (-) edges along *x* for the a $d_C = 5.4$ nm $C_{5.4}S_{1.8}CS$ nTFET in on-state under ballistic **approximation (a) with aligned channel and BL shell conduction bands** using a dual work-function gate, (b) without CB_{SH} band alignment.

FIGURE 6. Impact of core channel doping, N_{CC}, and channel and BL shell **conduction bands alignment on** *I***D(***V***G) characteristics of an optimized InAs/GaSb** *CS* **GAA NW nTFET. The impact of** N_{CC} **, on** I_{ON} **(current per wire) is also shown (Inset). Channel length** $L = 9$ nm. $t_{SH} = 1.8$ nm. $d_C = 5.4$ nm. $V_{\text{D}} = 0.3$ V.

effective bandgap (related to a stronger quantum confinement in the InAs core) observed at same diameter in the p-case.

Further increasing d_C above 4 nm increases the junction area and the number of available TS from source to drain without impacting the electrostatic control over the junction, hence results in a net increase of the drive current (Fig. [3\)](#page-4-0). This is not the case for the axial TFETs, where an optimal diameter of 5.5 nm was found (see Fig. [3](#page-4-0) and [\[15\]](#page-10-11)). The inset of Fig. [3](#page-4-0) shows J_{ON} , the ratio of I_{ON} / d_{C}^2 , vs. d_{C} . For $d_C > 4$ nm, both for the CS n- and pTFETs, the drive current approximately scales with d_C^2 , i.e., consistently with the increase of the number of available TS (a strict d_C^2 scaling would imply a constant J_{ON} , the fact that J_{ON} further improves with $d_{\rm C}$, especially in the n-case, is related to the reduction of the quantum confinement and core depletion with d_{C}).

The close to $3 \times$ smaller current density for the p-case, when compared to the n-case, is partially related to the inherent dissymmetry of the conduction and valence band density of states (DoS) of the III-V materials, as already well known for the axial TFET case (see [\[2\]](#page-10-0), [\[15\]](#page-10-11), [\[35\]](#page-10-28)). In the CS-TFET case, the p-current drive is further affected by the strong quantum confinement in the InAs core (as already mentioned above). We expect that larger p-type current densities could be observed by further reducing this confinement, e.g., for even larger core diameters, by using a nanosheet rather than a NW for instance, or by finding a better-suited core material than InAs.

The source is doped to 5×10^{19} cm⁻³ in the nTFET case, and to 5×10^{18} cm⁻³ in the pTFET case to avoid strong degeneracy that is detrimental for SS of a TFET, similarly to what was found in the axial TFET case [\[2\]](#page-10-0), [\[35\]](#page-10-28). Also, as for the axial TFET, the CS drain doping results from a trade-off between on and off-current [\[2\]](#page-10-0), [\[15\]](#page-10-11), and is close to 5×10^{18} cm⁻³ for the n- and close to 1×10^{19} cm⁻³ for the pTFET. To minimize on-current saturation effects and achieve well-saturated output characteristics, a doping level sufficient to degenerate the drain band edge is needed, while to limit the ambipolar current the drain doping cannot be further increased, and a lowly-doped region with a length in the range of 5 to 10 nm is used between the BL and drain region (Fig. [1a](#page-1-0)).

FIGURE 7. Impact of barrier layer length *L***BL on** *I***D(***V***G) characteristics of an optimized InAs/GaSb** *CS* **GAA NW nTFET.** *L* **= 9 nm.** *t***SH = 1***.***8 nm.** $d_{\mathbf{C}} = 5.4 \text{ nm}.$ $V_{\mathbf{D}} = 0.3 \text{ V}.$

As mentioned above, the core channel is highly doped to prevent core depletion. The high-doping region, as well as a low-K dielectric spacer with a relative permittivity close to 4, extends for several nm at the source side to limit source depletion by the gate fringing field that is detrimental to the drive current in the on-state. One unwanted consequence of the high core doping in the channel is that the shell bands over the channel are shifted in energy compared to those of the shell that are physically above the undoped BL. The shift is in such a way that, without re-aligning the bands, pointedge conduction from the edge of the channel to the BL shell would occurs first and a large gate overdrive (typically > 0.6V) would be needed to achieve the desired high-drive line-tunneling current.

This is illustrated in Fig. [5](#page-5-0) and [6](#page-5-1) for a CS nTFET with $d_C = 5.4$ nm and a core channel doping N_{CC} 8×10^{19} cm⁻³. Intrinsically (without doping and electrostatic effects), due to the different core materials, the InAs shell conduction band over the channel already presents a small energy shift of a few ten of meV with respect to that of above the BL. However, when the core-channel is doped while the barrier-layer core remains intrinsic, the InAs conduction band over the channel is further increased by several 100 of meV, so that the path for line tunneling is not opened at $V_G = 0.3V$ and only point-tunneling current flows (Fig. [5b](#page-5-0)).

There are various ways to re-align the shell bands, all resulting in a similar and strong improvement of the drive current at $V_G = 0.3V$, when compared to the non-aligned case (Fig. [6\)](#page-5-1). One is simply to dope the barrier layer in a similar fashion than the core channel. For instance, in the $d_C = 5.4$ nm nCS TFET of Fig. [6,](#page-5-1) by *P*-doping the core BL to 5×10^{19} cm⁻³, we can, with minimal impact on the off-state leakage, re-align the bands with less than 100 meV difference. This is sufficient to ensure that LT turns on around $V_G = 0.2V$ and I_{ON} at $V_G = 0.3V$ is more than $4 \times$ larger than that in the un-aligned case. Another possibility is to use a dual work-function gate. By having the work function of the gate that is physically over the channel 0.6eV lower than that over the BL, a band alignment and performance similar to those of the doped barrier-layer case are achieved (Fig 5a). A 3rd possibility is that of using a different shell material with an appropriate band-offset (e.g., using an InGaAs shell that we have assumed pseudomorphically strained) over the BL, or a combination of 2 or 3 of these methods. The 3rd option is also beneficial to reduce the leakage floor of the device by selecting a larger bandgap, higher effective-mass material in the shell of the BL as discussed next.

The impact of the barrier layer length, L_{BL} , on the leakage current and SS is shown on Fig. [7](#page-5-2) for the n-case. At $L_{BL} = 15$ nm, the leakage features both an axial tunneling component through the core BL valence band and a tunneling component under the shell BL conduction band. For longer *L*_{BL}, however, the axial component becomes insignificant compared to the leakage current under the shell BL conduction band. As the InAs shell has a lower effective mass and bandgap than the BL core, a longer value $L_{BL} \geq 25$ nm is to be used to minimize shell related leakage below 1pA/NW. The situation is similar for the pcase, but a shorter $L_{BL} \geq 20$ nm can be used to minimize shell leakage below 1pA/NW, due to the larger effective masses in the GaSb shell. To further reduce L_{BL} down to about 15 nm,larger effective masses and bandgap materials in the BL shell (e.g., InGaAs for the n-case, AlGaSb for the p-case) can be used. For even shorter L_{BL} , both BL shell and core material need to be changed. The fact that the BTBT line-tunneling drive current is determined by the channel core-shell material, while the off-state leakage is controlled by the BL core-shell material is an advantage of this structure. It opens, at least theoretically, many new possibilities and material combinations to optimize on and off-current independently. This is not the case in the axial point-tunneling TFET, where using an InGaAs channel or an InGaAs drain barrier was shown to improve off-state but degrade the on-state [\[15\]](#page-10-11).

FIGURE 8. Impact of shell thickness (*L* **= 20 nm) and channel length** $(t_{\text{SH}} = 1.8 \text{ nm})$ on I_{ON} (current per wire) of optimized $d_C = 4.2 \text{ nm}$ CS **InAs/GaSb GAA NW nTFETs.** $I_{OFF} = 1$ pA/wire, $V_D = 0.3$ V.

The shell thickness optimization results from a trade-off between electrostatic and quantum confinement (Fig. [8\)](#page-6-0). Increasing t_{SH} does not increase the amount of available TS, while decreasing the electrostatic control over the tunneling junction. This yields a small decrease of the maximum achievable I_{ON} for $t_{SH} > 1.8$ nm in the considered range. Decreasing t_{SH} down to 1.2 nm results in a severe I_{ON} degradation. This is related to a strong increase of CB_{SH} and effective bandgap due to quantum confinement.

Next, we investigate the impact of the channel length *L* (Fig. [8\)](#page-6-0). The current drive was found to depend only weakly on *L* (the current is rather source DoS limited in the considered range), and *L* can be scaled down below 10 nm. Based on a simple geometrical argument -increasing *L* increases the tunneling junction area- it is expected that the current scales linearly with the gate length in a line tunneling TFET. Such behavior was modelled analytically [\[5\]](#page-10-3) and observed experimentally [\[7\]](#page-10-5) in a Si/SiGe LT TFET, where the current linearly scaled with *L* up to several hundred of nm before it started to saturate. We note, however, that a current that increases with *L* is against the basic laws of physics (e.g., Ohm law for the diffusive regime or Landauer formula in the ballistic case) and no one expect a good metallic conductor or even a MOS transistor to drive more current when increasing *L*. It can only be observed in cases where the transmission of the tunneling junction is so poor that it strongly limits the current of the device.

The problem is as follow. In the standard junction case, e.g., an axial tunneling junction where the junction area is the cross-section area, increasing the junction area directly increases the number of transmission states from source to drain to drive the current. In the line-tunneling case, however, increasing *L* has no impact on these TS, so that it can only increase the current by increasing the transmission probability (e.g., by opening a larger portion of the energy windows to LT) through the junction of the fixed number of device transmission states. Once increasing *L* does not improve the transmission probability of individual TS, e.g., these are all close to full conduction already, the current can only saturate. Due to the very good transmission probability of the broken-gap low effective-mass InAs/GaSb system, this saturation effect happens for *L* of a few nm only. We note that a similar prediction of the current not increasing for $L \geq 20$ nm was made in a 2D broken-gap line-tunneling TFET [\[10\]](#page-10-8).

To summarize, although increasing *L* does increase the tunneling junction area, it does not increase the total number of transmission states that drive the current. The total number of TS and their relative degree of transmission (close to full transmission in the on-state of a well-designed CS device), not the junction area, defines the maximum achievable current.

B. PERFORMANCES

The 2017 release of the International Roadmap for Devices and Systems (IRDS) [\[9\]](#page-10-7) specifies that from the year of production of 2030 and beyond, a vertical gate-all-around device architecture (VGAA) will be mainstream. This would allow for relaxing the device length and accommodate the necessary longer gate length (e.g., due to the barrier layer of the CS TFET) required for the III-V TFETs.

Fig. [9a](#page-7-0) benchmarks the $I_D(V_G)$ characteristics of CS nand pTFET VGAA designs vs. those of axial VGAA TFETs at I_{OFF} = 100pA/ μ m and V_{DD} = 0.3V and those of VGAA Si nMOSFETs at LP $(I_{OFF} = 100 \text{ pA/m})$ and HP $(I_{\text{OFF}} = 10 \text{nA}/\text{µm})$ leakage current specifications with $V_{\text{DD}} = 0.55V$. The current was normalized by the NW perimeters. For the CS TFETs the total diameter *d* including core and shell was used to compute the perimeter. For 2033, the IRDS targeted drive currents are 937 μ A/ μ m for HP and 637 μ A/ μ m for LP logic at $V_{DD} = 0.55$ V. For comparison the Si HP and LP nMOS achieve 746 and 380 μ A/ μ m, respectively, at $V_{\text{DD}} = 0.55$ V. As the I_{ON} values are calculated from a CV/I delay specification, the required current values for $V_{\text{DD}} = 0.3V$ can be estimated to be 511 μ A/ μ m for HP and $347 \mu A/\mu m$ for LP. The LP n- and pCS TFETs achieve $I_{\text{ON}} = 659$ and 239 μ A/ μ m respectively at $V_{\text{DD}} =$ 0.3V, which for the n-case exceeds the IRDS I_{ON} requirement for HP with both lower leakage $(100 \times \text{ smaller})$ and lower active power consumption (due to the lower operating voltage). For the p-case, as discussed above, we expect that a value closer to the n-device could be achieved if a solution to reduce the confinement can be found. For comparison,

FIGURE 9. (a) *I***D(***V***G) characteristics of optimized Si nMOSFET at LP and** HP leakage current specifications and V_{DD} = 0.55 V, and InAs/GaSb axial **(Ax.) and** *CS* **GAA NW n- and pTFETs at LP current specification and** $V_{DD} = 0.3$ V. (b) Averaged (between n and p) switching energy *vs.* **delay (EDP) of a 5.5 track-high inverter cell for optimized Si MOSFETs,** InAs/GaSb axial and CS GAA NW TFETs at various V_{DD} . To fit the 77 nm **inverter cell height, 5 wires/device are used for the Si and axial NW TFET cases and 4 wires/device are used for the CS NW TFETs. The inverters are loaded with a 50 contact-gate pitches-long metal line [\[9\]](#page-10-7) and the input capacitance of 3 identical inverter cells (Fan out of 3). The extrinsic capacitances of the cell layout are also included in the load capacitance. In the TFET cases, both ideal (ballistic) and non-ideal (e-ph scattering + DI bandtails)** EDP's are shown. LP $I_{\text{OFF}} = 100 \text{ pA}/\mu\text{m}$. HP $I_{\text{OFF}} = 10 \text{ nA}/\mu\text{m}$.

the LP axial NW n- and pTFETs achieve $I_{ON} = 188$ and 138 μ A/ μ m, and the nSi NW MOSFET achieve 63 and 6 μ A/ μ m for HP and LP *I*_{OFF}, respectively, at $V_{DD} = 0.3$ V.

Fig. [9b](#page-7-0) benchmarks the CMOS-inverter energy and delay of the CS VGAA designs vs. those of axial VGAA TFETs at $I_{\text{OFF}} = 100 \text{pA} / \mu \text{m}$ and $V_{\text{DD}} = 0.3$ and 0.35 V, as well as those of VGAA Si nMOSFETs at LP and HP *I*_{OFF} with $V_{\text{DD}} = 0.3$ and 0.55V. For 2033, IRDS predicts a metal half pitch of 7 nm and that 8-additional nm are required around the VGAA NWs to accommodate the gate stack and spacing between adjacent NWs [\[9\]](#page-10-7). Assuming a 5.5 Tracks standard cell, this yields a 77 nm-tall cell. Using these values and keeping the IRDS layout that uses 2 NWs in the width direction, we can fit at $1st$ order 10 Si NWs, 8 CS TFETs and 10 axial TFETs in one CMOS inverter cell.

As a result of its large current-drive, at $V_{\text{DD}} = 0.3V$, the ideal CS-TFET CMOS inverter achieves the fastest delay, followed by that of the axial TFETs and the Si MOSFETs (Fig. [9b](#page-7-0)). For comparison, the $V_{DD} = 0.3V$ CS-TFET inverter delay is comparable to that of the HP Si CMOS using $V_{DD} = 0.55V$, while the $V_{DD} = 0.3V$ axial-TFET inverter delay is comparable to that of the LP Si CMOS using $V_{DD} = 0.55V$. In the TFET cases, owing to the lower supply voltage, the switching energy is reduced by more than $3\times$.

TABLE 1. Summary of Si HP nMOSFET, and InAs/GaSb *axial* **and** *CS* **GAA NW n- and pTFET designs.**

	CS III-V TFET	Axial III V TFET	Si HP nMOSFET
d_C (nm)	6.6	5.5	6
$t_{SH}(nm)$	1.8		
L (nm)	9	20	12
EOT (nm)	0.7	0.7	0.7
Orientation	[100]	[111]	[100]
$I_{\rm OFF}$ (pA/µm)	100	100	10000
Ideal Performances			
$V_{\text{DD}}(V)$	0.3	0.3	0.3 / 0.55
type	n/p	n/p	n
I_{ON} (μ A/ μ m)	659/239	188 / 138	63/746
Performance degradation due to scattering $(e$ -ph $)$ + DI band tails			
$\Delta I_{\rm ON}$ (a)V _{DD} = 0.3V	-38%	-14.8%	
$\Delta I_{\rm ON}$ (a) $V_{\rm DD}$ = 0.35V	-13%	-4.4%	

It is important to note that, contrary to the MOSFET case, it is not possible to trade power for delay and to further enhance the TFET speed by using a larger *V*_{DD}. Already using $V_{\text{DD}} = 0.35V$, both CS and axial ideal TFET delays saturate or even degrade (Fig. [9b](#page-7-0)) so that the axial TFET cannot achieve Si HP delay, even using a larger amount of power. For well-designed TFETs, the best speed performance is typically achieved close to $V_{\text{DD}} = 0.3V$. This is related to the saturation of the TFET current with increasing V_G in the on-state (Fig. [9a](#page-7-0)). A detailed physical explanation of this effect, which is primarily related to a saturation of the energy windows available for tunneling and secondarily to an increase of the tunneling distance due to source depletion in the on-state, can be found in [\[2\]](#page-10-0).

IV. NON-IDEAL CS HETEROJUNCTION TFETS

To verify that the CS TFET steep swing and performance advantage are not lost when fundamental sources of non-idealities are considered, we investigate the impact of electron-phonon scattering (e-ph) and discrete dopant impurities (DI's) on optimized CS nTFETs.

Traps are another type of non-ideality that can severely degrade the performance of experimental TFETs [\[36\]](#page-10-29). As a matter of fact, we observed in our fabricated CS nTFET devices a subthreshold slope degradation. This degradation

was attributed to the oxide interface traps that were found to be present with a peak density in excess of 10^{13} cm⁻²eV⁻¹ at the high-k/InAs interface in our experimental devices. The resulting subthreshold swing degradation is a combination of electrostatic effect and trap assisted tunneling, both due to the traps [\[19\]](#page-10-15). On the contrary to phonons that are intrinsic (at least at non-zero temperature) and related to the lattice vibrations of the material, or DI's that are inherent to the usage of doping, trap concentrations can, in principle, be reduced below a critical level by improving the processing conditions. As such, traps are, therefore, out of the scope of this paper that focus on the fundamental physics and performance of the CS TFET.

FIGURE 10. *ID***(***VG***) and** *SS***(***I***D) (inset) of InAs/GaSb CS NW nTFET** i deal (bal), with e-ph, and with DI band tails. $V_D = 0.3V$. $I_{OFF} = 100$ pA/ μ m. $D_{e-ph, AC} = 5.8$ eV. $\omega_{OP} = 30$ meV, $D_{e-ph, OP} = 20$ eV/nm. $\varepsilon_S = 15.15$. ε_{∞} = **12.3**. Electronic screening length: 20 nm. $d_{\mathbf{C}}$ = 6.6 nm.

Surface roughness (SR) is yet another type of non-ideality that can affect the TFET steep swing and performance and will introduce variability in the device [\[37\]](#page-10-30). A detailed study of SR and variability in general is beyond the scope of this paper and let for future work. We have, however, performed preliminary studies on the impact of various parameter variations on the CS TFET performance. From the core-diameter quadratic dependency of the current, as discussed in the text and shown in Fig. [3,](#page-4-0) it turns out that the variation of d_C related to SR is likely to be the main source of variability in the device. A simple sensitivity analysis predicts current variation of about 17% if the core diameter varies by 0.6 nm. A real assessment of the impact of SR, however, requires the simulations of many randomly generated rough devices and was not performed here.

Both e-ph and DI non-idealities may strongly degrade the filtering efficiency and SS of a TFET. Their inclusion in an atomistic framework such as TB NEGF represents the main ingredients for the microscopic treatment of band tails in doped crystalline semiconductor devices [\[38\]](#page-10-31), [\[39\]](#page-11-0). Scattering electrons can relax their energy, which potentially

increases the probability of final tunneling states and tunneling current but may also increase SS. DI's locally result in a non-uniform spatial potential profile, which in turn yields a spatially varying onset of tunneling. This may degrade the filtering efficiency and SS of the device. DI's are simulated in an atomistic fashion as discrete charges on atomic sites [\[40\]](#page-11-1) in the core-channel region of the CS device. If a DI is present, a point charge is simply added to the corresponding atomic lattice point. Different DI configurations, but with a fixed number of DI's corresponding to the target doping concentration, were investigated. Depending on the configuration, different combinations of strongly-localized (as created by an isolated DI potential profile) or more-extended (configurations where 2 or several spatially-close DI potential profiles merge) "tail" states are created. In a similar way to what was observed for the axial-case [\[2\]](#page-10-0), we observed that SS is systematically degraded in all DI cases (we used 25 different DI configurations at $d = 7.8$ nm and 7 different configurations for $d = 10.2$ nm), but the degradation was limited (typically smaller than 7mV/decade, when compared to the ideal smooth doping case, in all cases), as can be seen for a typical $d = 10.2$ $d = 10.2$ $d = 10.2$ nm case in Fig. 10.

To tackle the numerical burden of considering e-ph in such large NW devices, we implemented electron-phonon scattering within a mode-space NEGF self-consistent Born approximation and using the efficient form-factor method as described in Section II. Acoustic- and optical-phonon scattering strengths were treated using deformation potentials with $D_{e-ph,AC} = 5.8$ eV (accoustic-case) and $D_{e-ph,OP} =$ 20 eV/nm (optical-case). The optical (and polar-optical) phonon energy used is $\omega_{OP} = 30$ meV [\[2\]](#page-10-0). The polaroptical phonons were treated as local Fröhlich polar-optical phonons, using an electronic (Debye) screening length of 20 nm, and, as static and high-frequency dielectric constants, $\varepsilon_{\rm S} = 15.15$ and $\varepsilon_{\infty} = 12.3$ respectively [\[2\]](#page-10-0). For the optimized axial TFETs, we have shown that both e-ph and DI non-idealities have a limited impact on $I_D(V_G)$ and performance [\[2\]](#page-10-0) (Table [1](#page-8-1) and Fig. [9b](#page-7-0)). Fig. [10](#page-8-0) shows that the CS device steep swing is more sensitive to e-ph. Due to inelastic collisions with phonons, valence-band electrons from the core channel may acquire sufficient energy and make it to the shell conduction band, even though CB_{SH} is still at a higher energy than VB_C and the direct (ballistic) BTBT path from the core to the shell is closed (Fig. [4a](#page-4-1)-b). Once in the shell, however, electrons flow elastically (and quasi ballistically) to the drain. This is due to the large InAs mean-free path and to the fact that, in the channel part, only elastic collisions are thermodynamically favored (VB $_{\rm C}$ electrons scattered into CB_{SH} are already injected at an energy close to the conduction band minimum) (Fig. [4.](#page-4-1)b).

At same *I*OFF, due to the degraded slope, a 38% *I*ON reduction is observed at $V_{\text{DD}} = 0.3V$ for the case with scattering. When further increasing V_G (and V_{DD}), however, the ideal ballistic current saturates and the non-ideal CS TFET current degradation is only 13% at $V_G = 0.35V$, while it has fully caught-up at $V_G = 0.4V$ with the ballistic current. As a consequence, the optimal delay performance for the nonideal CS-TFET inverter case is achieved at $V_{\text{DD}} = 0.35$ V and is close to that of the ideal case that was achieved at $V_{\text{DD}} = 0.3$ V, but with a 1.5 \times larger power consumption (Fig. [9b](#page-7-0)). Overall, the $V_{\text{DD}} = 0.35V$ non-ideal CS-TFET inverter delay is comparable to that of the HP Si CMOS using $V_{\text{DD}} = 0.55V$ and with a switching energy that is reduced by more than $2 \times$.

V. CONCLUSION

Using an efficient atomistic mode-space NEGF technique, we explored the essential physics, design and fundamental performance potential of the III-V line-tunneling core-shell NW heterojunction TFET.

The CS TFET "line-tunneling" current increases significantly with the core diameter d_C and outperforms the best III-V axial "point-tunneling" NW heterojunction TFET I_{ON} by up to $6 \times$ for $d_C = 6.6$ nm. Reaching such a high level of current at low supply voltage, however, requires and involves specific and sometime unanticipated optimizations and physics (e.g., the need for the shell band alignment that stems from the required large core-channel doping) that were thoroughly investigated here. In spite of the commonly accepted and simpler geometrical view, we also showed and explained the weak gate-length dependency observed for the line-tunneling current in a III-V TFET.

We have further investigated the effect of electron-phonon scattering and discrete dopant impurity band tails on optimized CS NW TFETs. This was enabled by the extension of our atomistic mode-space NEGF algorithm beyond the ballistic approximation. It allowed, for the $1st$ time, the atomistic simulation of NWs with a diameter as large as 10 nm and including electron-phonon scattering. It was shown that e-ph affects the drive performance of CS TFETs for $V_{\text{DD}} < 0.3V$, but that the on-current is quickly recovered for larger *V*_{DD}. As a consequence, the optimal delay performance for the non-ideal CS-TFET inverter case is achieved at $V_{\text{DD}} = 0.35$ V and is close to that of the ideal case, that was achieved at $V_{\text{DD}} = 0.3$ V, but with a 1.5 \times larger power consumption. Overall, the $V_{DD} = 0.35V$ LP non-ideal CS-TFET inverter performance significantly outperforms that of the axial TFETs. The $V_{DD} = 0.35V$ CS inverter delay is comparable to that of the HP Si CMOS using $V_{DD} = 0.55V$ with $100\times$ lower leakage and with a switching energy that is reduced by more than $2\times$, which shows promise for a low power TFET technology with HP speed.

ACKNOWLEDGMENT

The authors thank Dr. Y. C. Sun for management support.

REFERENCES

[1] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as energy-efficient electronic switches," *Nature*, vol. 479, pp. 329–337, Nov. 2011. [Online]. Available: https://doi.org/10.1038/nature10679

- [2] A. Afzalian *et al.*, "Physics and performance of III–V nanowire broken-gap heterojunction TFETs using an efficient tight-binding mode-space NEGF model enabling million-atom nanowire simulations," *J. Phys. Condens. Matter*, vol. 30, no. 25, 2018, Art. no. 254002. [Online]. Available: https://doi.org/10.1088/1361- 648X/aac156
- [3] J. Y.-C. Sun, "System scaling for intelligent ubiquitous computing," in *Proc. IEEE Int. Electron Device Meeting (IEDM)*, San Francisco, CA, USA, 2017, pp. 1.3.1–1.3.7. [Online]. Available: https://doi.org/10.1109/IEDM.2017.8268308
- [4] P.-F. Wang, "Fakultät für elektrotechnik und informationstechnik," Ph.D. dissertation, Technische Universitat Munchen, Munich, Germany, 2003.
- [5] W. G. Vandenberghe, A. S. Verhulst, G. Groeseneken, B. Sorée, and W. Magnus, "Analytical model for point and line tunneling in a tunnel field-effect transistor," in *Proc. Int. Conf. Simulat. Semicond. Processes Devices*, vol. 1, 2008, pp. 137–140. [Online]. Available: https://doi.org/10.1109/SISPAD.2008.4648256
- [6] K.-H. Kao *et al.*, "Optimization of gate-on-source-only tunnel FETs with counter-doped pockets," *IEEE Trans. Electron Devices*, vol. 59, no. 8, pp. 2070–2077, Aug. 2012. [Online]. Available: https://doi.org/10.1109/TED.2012.2200489
- [7] M. Schmidt *et al.*, "Line and point tunneling in scaled Si/SiGe heterostructure TFETs," *IEEE Electron. Devices Lett.*, vol. 35, no. 7, pp. 699–701, Jul. 2014. [Online]. Available: https://doi.org/10.1109/LED.2014.2320273
- [8] S. Blaeser *et al.*, "Novel SiGe/Si line tunneling TFET with high Ion at low VDD and constant SS," in *Proc. IEEE Int. Electron Device Meeting (IEDM)*, Washington, DC, USA, 2015, pp. 22.3.1–22.3.4. [Online]. Available: https://doi.org/10.1109/IEDM.2015.7409757
- [9] *More Moore*. Accessed: May 2018. [Online]. Available: https://irds.ieee.org/roadmap-2017
- [10] A. Szabó, S. J. Koester, and M. Luisier, "Ab-initio simulation of van der Waals $MoTe_2-SnS_2$ heterotunneling FETs
for low-power electronics." *IEEE Electron Device Lett.*. low-power electronics," *IEEE Electron Device Lett.*, vol. 36, no. 5, pp. 514–516, May 2015. [Online]. Available: https://doi.org/10.1109/LED.2015.2409212
- [11] T. Roy *et al.*, "Field-effect transistors built from all two-dimensional material components," *ACS Nano*, vol. 8, no. 6, p. 6259–6264, 2014.
- [12] D. K. Mohata *et al.*, "Demonstration of MOSFET-like oncurrent performance in arsenide/ antimonide tunnel FETs with staggered hetero-junctions for 300mV logic applications," in *Proc. IEEE Int. Electron Device Meeting (IEDM)*, Washington, DC, USA, 2011, pp. 35.5.1–35.5.4. [Online]. Available: https://doi.org/10.1109/IEDM.2011.6131665
- [13] E. Memisevic, J. Svensson, M. Hellenbrand, E. Lind, and L.-E. Wernersson, "Vertical InAs/GaAsSb/GaSb tunneling field-effect transistor on Si with S = 48 mV/ decade and Ion = 10 μ A/ μ m for $I_{off} = 1$ nA/ μ m at Vds = 0.3 V," in *Proc. IEEE Int. Electron Device Meeting (IEDM)*, San Francisco, CA, USA, 2016, pp. 19.1.1–19.1.4. [Online]. Available: https://doi.org/10.1109/IEDM.2016.7838450
- [14] U. E. Avci et al., "Energy efficiency comparison of nanowire heterojunction TFET and Si MOSFET at Lg=13nm, including P-TFET and variation considerations," in *Proc. IEEE Int. Electron Device Meeting (IEDM)*, Washington, DC, USA, 2013, pp. 33.4.1–33.4.4. [Online]. Available: https://doi.org/10.1109/IEDM.2013.6724744
- [15] A. Afzalian, M. Passlack, and Y.-C. Yeo, "Scaling perspective for III-V broken gap nanowire TFETs: An atomistic study using a fast tightbinding mode-space NEGF model," in *Proc. IEEE Int. Electron Device Meeting (IEDM)*, San Francisco, CA, USA, 2016, pp. 30.1.1–30.1.4. [Online]. Available: https://doi.org/10.1109/IEDM.2016.7838510
- [16] R. Li et al., "AlGaSb/InAs tunnel field-effect transistor with on-current of 78 μA/μm at 0.5 V," *IEEE Electron Device Lett.*, vol. 33, no. 3, pp. 363–365, Mar. 2012.
- [17] G. Zhou *et al.*, "Novel gate-recessed vertical InAs/GaSb TFETs with record high ION of 180 μ A/ μ m at VDS = 0.5 V," in *Proc. IEEE Int. Electron Device Meeting (IEDM)*, San Francisco, CA, USA, 2012, pp. 32.6.1–32.6.4. [Online]. Available: https://doi.org/10.1109/IEDM.2012.6479154
- [18] A. W. Dey et al., "Combining axial and radial nanowire heterostructures: Radial Esaki diodes and tunnel field-effect transistors," *Nano Lett.*, vol. 13, no. 12, pp. 5919–5924, 2013. [Online]. Available: https://doi.org/10.1021/nl4029494
- [19] T. Vasen et al., "Vertical gate-all-around nanowire GaSb-InAs coreshell n-type tunnel FETs," *Scientific Rep.*, to be published.
- [20] G. Mil'Nikov, N. Mori, and Y. Kamakura, "Equivalent transport models in atomistic quantum wires," *Phys. Rev. B, Condens. Matter*, vol. 85, no. 3, 2012, Art. no. 035317. [Online]. Available: https://doi.org/10.1103/PhysRevB.85.035317
- [21] S. Steiger, M. Povolotskyi, H.-H. Park, T. Kubis, and G. Klimeck, "NEMO5: A parallel multiscale nanoelectronics modeling tool," *IEEE Trans. Nanotechnol.*, vol. 10, no. 6, pp. 1464–1474, Nov. 2011. [Online]. Available: https://doi.org/10.1109/TNANO.2011.2166164
- [22] A. Afzalian et al., "Mode space tight binding model for ultra-fast simulations of III-V nanowire MOSFETs and heterojunction TFETs," in *Proc. IEEE Int. Workshop Comput. Electron. (IWCE)*, 2015, pp. 1–3. [Online]. Available: https://doi.org/10.1109/IWCE.2015.7301934
- [23] G. Klimeck, R. C. Bowen, T. B. Boykin, and T. A. Cwik, "sp3s* Tightbinding parameters for transport simulations in compound semiconductors," *Superlattices Microstruct.*, vol. 27, nos. 5–6, pp. 519–524, 2000. [Online]. Available: https://doi.org/10.1006/spmi.2000.0862
- [24] R. Venugopal, Z. Ren, S. Datta, M. S. Lundstrom, and D. Jovanovic, "Simulating quantum transport in nanoscale transistors: Real versus mode-space approaches," *J. Appl. Phys.*, vol. 92, no. 7, pp. 3730–3739, 2002.
- [25] J. Wang, E. Polizzi, and M. Lundstrom, "A three-dimensional quantum simulation of silicon nanowire transistors with the effective-mass approximation," *J. Appl. Phys.*, vol. 96, pp. 2192–2203, Aug. 2004.
- [26] M. Luisier, A. Schenk, and W. Fichtner, "Quantum transport in twoand three-dimensional nanoscale transistors: Coupled mode effects in the nonequilibrium green's function formalism," *J. Appl. Phys.*, vol. 100, no. 4, 2006, Art. no. 043713.
- [27] S. Jin, Y. J. Park, and H. S. Min, "A three-dimensional simulation of quantum transport in silicon nanowire transistor in the presence of electron-phonon interactions," *J. Appl. Phys.*, vol. 99, no. 12, 2006, Art. no. 123719.
- [28] A. Afzalian *et al.*, "A new F(ast)-CMS NEGF algorithm for efficient 3D simulations of switching characteristics enhancement in constricted tunnel barrier silicon nanowire MuGFETs," *J. Comput. Electron.*, vol. 8, pp. 287–306, Oct. 2009. [Online]. Available: https://doi.org/10.1007/s10825-009-0283-1
- [29] A. Afzalian, "Computationally efficient self-consistent born approximation treatments of phonon scattering for coupledmode space non-equilibrium green's functions," *J. Appl. Phys.*, vol. 110, Nov. 2011, Art. no. 094517. [Online]. Available: https://doi.org/10.1063/1.3658809
- [30] A. Svizhenko, M. P. Anantram, T. R. Govindan, R. Biegel, and R. Venugopal, "Two-dimensional quantum mechanical modeling of nanotransistors," *J. Appl. Phys.*, vol. 91, no. 4, pp. 2343–2354, 2002.
- [31] M. Luisier and G. Klimeck, "Atomistic full-band simulations of silicon nanowire transistors: Effects of electron-phonon scattering," *Phys. Rev. B, Condens. Matter*, vol. 80, no. 15, 2009, Art. no. 155430.
- [32] J. Charles *et al.*, "Incoherent transport in NEMO5: Realistic and efficient scattering on phonons," *J. Comput. Electron.*, vol. 15, no. 4, pp. 1123–1129, 2016.
- [33] G. D. Mahan, *Many-Particle Physics*. New York, NY, USA: Plenum Press, 1988.
- [34] D. A. Lemus, J. Charles, A. Afzalian, and T. Kubis, "Mode-spacecompatible inelastic scattering in atomistic nonequilibrium green's function implementations," to be published.
- [35] D. Verreck *et al.*, "Improved source design for p-type tunnel fieldeffect transistors: Towards truly complementary logic," *Appl. Phys. Lett.*, vol. 105, no. 24, 2014, Art. no. 243506.
- [36] A. Schenk *et al.*, "The impact of hetero-junction and oxide-interface traps on the performance of InAs/Si and InAs/GaAsSb nanowire tunnel FETs," in *Proc. Int. Conf. Simulat. Semicond. Processes Devices (SISPAD)*, Kamakura, Japan, 2017, pp. 273–276. [Online]. Available: https://doi.org/10.23919/SISPAD.2017.8085317
- [37] F. Conzatti, M. G. Pala, and D. Esseni, "Surface-roughness-induced variability in nanowire InAs tunnel FETs," *IEEE Electron Device Lett.*, vol. 33, no. 6, pp. 806–808, Jun. 2012. [Online]. Available: https://doi.org/10.1109/LED.2012.2192091
- [38] P. Van Mieghem, "Theory of band tails in heavily doped semiconductors," *Rev. Mod. Phys.*, vol. 64, p. 755, Jul. 1992. [Online]. Available: https://doi.org/10.1103/RevModPhys.64.755
- [39] M. A. Kayer and R. K. Lake, "Effects of band-tails on the subthreshold characteristics of nanowire band-to-band tunneling transistors," *J. Appl. Phys.*, vol. 110, no. 7, 2011, Art. no. 074508. [Online]. Available: https://doi.org/10.1063/1.3642954
- [40] A. Afzalian and D. Flandre, "Discrete random dopant fluctuation impact on nanoscale dopant-segregated Schottky-barrier nanowires, *IEEE Electron Device Lett.*, vol. 33, no. 9, pp. 1228–1230, Sep. 2012. [Online]. Available: https://doi.org/10.1109/LED.2012.2203350

TZER-MIN SHEN received the M.S. and Ph.D. degrees in electrical engineering from National Cheng-Kung University, Tainan, Taiwan. He joined the National Center of High-Performance Computing to develop hydro-dynamic transport solvers in 1995, and was involved in research and development device development with the United Microelectronics Corporation in 2000 and the TCAD Division, Taiwan Semiconductor Manufacturing Company in 2010, where he is currently the Manager. His technical interests are in

the TCAD process, device modeling, and advanced device development.

ARYAN AFZALIAN received the degree in electromechanical engineering and the Ph.D. degree in electronic engineering from the Université catholique de Louvain (UCL), Louvain-la-Neuve, Belgium, in 2000 and 2006, respectively. From 2006 to 2009, he was a Post-Doctoral Research Fellow with Tyndall National Institute, Cork, Ireland. From 2009 to 2013, he was a Senior Research Associate with UCL. From 2013 to 2018, he was with the Research Division of TSMC, Leuven, Belgium. He is currently with IMEC,

Leuven, researching on the atomistic modeling of advanced CMOS and beyond CMOS devices. He has over 18 years of experience in semiconductor device simulation and modeling, with specific expertise in quantum transport codes and algorithms (NEGF) and the physics of devices at the nanoscale. He has authored or co-authored over 100 technical publications in international conferences, journals, and books and holds 11 patents. He was a recipient of the 2001 AILV Award for his master's thesis on SOI Image Sensors and the 2009 UCC Invention of the Year Awards for his work on Resonant Tunneling FETs.

MATTHIAS PASSLACK (M'93–SM'97–F'09) received the Dipl.-Ing. (M.S.) and Dr.-Ing. (Ph.D.) degrees in electrical engineering from TU Dresden, Germany, in 1984 and 1988, respectively. He joined AT&T Bell Laboratories, Murray Hill, NJ, USA, in 1993, Motorola in 1995, and TSMC Europe as the Deputy Director in 2009. He has published two book chapters and over 110 articles in peer refereed journals. He holds over 60 issued and pending U.S. patents.

GERBEN DOORNBOS received the Ph.D. degree in physics from Vrije Universiteit Amsterdam, Amsterdam, The Netherlands, in 2001. From 2000 to 2009, he was with Philips Research, which transitioned to NXP Semiconductors in 2006. Since 2009, he has been with TSMC Europe B.V., Leuven, Belgium, researching on technology computer-aided design of advanced logic technologies.

JEFF WU received the B.S. degree in physics from the University of Science and Technology of China in 1985, the Ph.D. degree in electrical engineering from the University of Minnesota in 1993, and the M.B.A. degree from the Southern Methodist University, Dallas, in 2006. He is currently the Director of TCAD with the Taiwan Semiconductor Manufacturing Company, Hsinchu, Taiwan. His main focus is research and development of advanced technology covering device and process engineering.