Received 9 August 2018: revised 30 September 2018: accepted 17 October 2018. Date of publication 24 October 2018: date of current version 1 March 2019. The review of this paper was arranged by Editor S. Reggiani.

Digital Object Identifier 10.1109/JEDS.2018.2877765

A New Low Turn-Off Loss SOI Lateral Insulated **Gate Bipolar Transistor With Buried Variation** of Lateral Doping Layer

TAO TIAN^{(1,2,3,4}, SHENG-LI ZHANG^{1,3,4}, YU-FENG GUO^{(1,3,4} (Member, IEEE), JUN ZHANG^{® 1,3,4} (Student Member, IEEE), DAVID Z. PAN^{® 1,3,4,5} (Fellow, IEEE),

AND KE-MENG YANG⁽¹⁾ 1,3,4 (Student Member, IEEE)

1 College of Electronic and Optical Engineering, Nanjing University of Posts and Telecommunications, Nanjing 210003, China

2 Department of Physics and Information Engineering, Jining University, Jining 273155, China 3 National and Local Joint Engineering Laboratory for RF Integration and Micro-packaging Technologies, Nanjing University of Posts and Telecommunications, Nanjing 210003, China College of Microelectronics, Nanjing University of Posts and Telecommunications, Nanjing 210003, China

5 Department of Electrical and Computer Engineering, University of Texas at Austin, Austin, TX 78712, USA

CORRESPONDING AUTHOR: Y.-F. GUO (e-mail: yfguo@njupt.edu.cn)

This work was supported in part by the National Natural Science Foundation of China under Grant 61574081 and Grant 61504065, and in part by the Postgraduate Research and Practice Innovation Program of Jiangsu Province under Grant KYCX17_0760.

ABSTRACT In this paper, we propose a new low turn-off loss silicon-on-insulator (SOI) lateral insulated gate bipolar transistor (LIGBT) with buried variation of lateral doping (VLD) layer. The proposed device features a VLD layer inserted in the drift region, which increases the doping dose (O) and gradient (G)compared with Uniform P-buried (UPB) SOI LIGBT. The larger capacitance effect induced by lager Qand faster depletion leads to the lower rising anode voltage and reduced storage charge in the drift region. Therefore, a considerable low turn-off loss (E_{off}) can be obtained. It is worth to note that owing to reshaped electric field in the new structure, the excess carriers of the drift region could be removed more quickly. Furthermore, larger G of the VLD layer improves the tradeoff between breakdown voltage and turn-off loss. The results of 2-D simulation indicate that the $E_{\rm off}$ of the proposed device can reduce by 29.4% and 69.7% at 100 A \cdot cm⁻² and 200 A \cdot cm⁻², respectively, when compared with UPB SOI LIGBT.

INDEX TERMS Variation of lateral doping (VLD), lateral insulated gate bipolar transistor (LIGBT), linear doping, turn-off loss, silicon-on-insulator (SOI).

I. INTRODUCTION

Lateral insulated gate bipolar transistor (LIGBT) is mainly used for the integration of power devices with control circuitry. Silicon-on-insulator (SOI) LIGBTs act as an important component in power integrate circuits due to its property of superior isolation, low leakage current and high current capacity [1]-[9]. However, the switching of the LIGBT device is associated with the removal of the stored charges in the N-base region and thus causing a high switching loss. Many efforts are widely made to reduce turn-off loss especially under inductive loading through N-type extraction path, such as SSA LIGBT, STA LIGBT, MSA LIGBT [10]-[12]. However, they suffer from large

cell size, complex etching and quadruple diffusion, respectively, while inducing snapback effect and increasing forward conductive voltage in the on-state. Another effective solution is adoption of the new drift structure. For example, [13] introduces a uniform P-buried layer (UPB) in the drift region of SOI LIGBT. In the paper, the structure with buried variation of lateral doping (VLD) layer is firstly introduced into the SOI LIGBT, and its influence on accelerating turn-off process will be investigated in detail.

In this paper, we propose SOI LIGBT with buried VLD layer which sustains high breakdown voltage (BV) and a lower turn-off loss (E_{off}) without enlarging device size when compared with UPB LIGBT. As shown in Fig. 1,



FIGURE 1. 2-D Schematic cross-sectional view of the SOI LIGBT with buried VLD layer.

a VLD layer is introduced by being implanted into the drift region. This VLD layer enables a slower anode voltage increase and fewer stored charges in the drift region. Moreover, the VLD layer enhances the extraction ability of excess carriers in the drift region so that a lower turn-off loss can be achieved. The validity of the proposed device is verified through detailed simulation results.

II. DEVICE STRUCTURE AND MECHANISM

Fig. 1 illustrates the 2-D cross-section of the SOI LIGBT with buried VLD layer. Compared with the UPB LIGBT, the P-buried layer in the proposed structure has a linear doping profile. As shown in Fig. 1, the doping profile of the buried P-type layer is determined by a linear function $N_b(x)$. The $N_b(x)$ reaches its maximum (N_{max}) and minimum (N_{min}) at the boundary close to P-well and N-buffer, respectively. Hence, the doping concentration gradient $G = (N_{max} - N_{min})/L_b$ and the doping profile $N_b(x) = N_{max} - Gx$. Since the resistance of the drift region (R_{dri}) is determined by N_d , the VLD layer has little influence on R_{dri} . Consequently, V_{on} is almost independent of the VLD layer and the influence is not discussed in the paper.

In order to demonstrate the turn-off mechanism of the proposed LIGBT, a set of optimized parameters for device is applied to Sentaurus TCAD. The key parameters are shown in Table 1. Both the proposed device and UPB LIGBT own the same parameters except Q and G. N_d , Q and G have been optimized based on triple RESURF principle [14]. Q is higher in the proposed device, because VLD layer could optimize the surface electric field [15]. As shown in Fig. 2, the inductive turn-off of the proposed device is divided into four different phases, which are represented by phase I, phase II, phase III and phase IV, respectively. Anode voltage rising stage is divided into three phases according to different slopes: phase I, phase II and phase III. Anode current falling stage is defined as phase IV, which starts when the anode

TABLE 1. Key parameters for device.

Parameters	Proposed device	UPB LIGBT
SOI layer thickness, T_{soi}	6µm	6µm
buried oxide thickness, T_{box}	3µm	3µm
N-drift length, L_d	30µm	30µm
N-drift doping concentration, $N_{\rm d}$	1×10 ¹⁶ cm ⁻³	1×10 ¹⁶ cm ⁻³
buried VLD layer dose, Q	3.6×10 ¹² cm ⁻²	2.6×10 ¹² cm ⁻²
buried VLD layer doping concentration gradient, G	$2.4 \times 10^{14} \text{cm}^{-3} \mu \text{m}^{-1}$	0
buried VLD layer length, $L_{\rm b}$	29µm	29µm
distance between buried VLD layer and P-well, d_s	0.6µm	0.6µm
buried VLD layer thickness, $T_{\rm b}$	2.0µm	2.0µm
distance between buried VLD layer and top of N-drift, $D_{\rm b}$	1.8µm	1.8µm



FIGURE 2. Turn-off waveforms of the proposed device.

voltage reach power supply voltage. In phase I ($t_0 \le t \le t_1$), with the increase of the anode voltage (V_A), the drift region depletion boundary expands until it contacts the right boundary of the VLD layer (AB in Fig. 3(a)), and at this moment (t_1), V_A equals to V_1 . Smaller V_A and short time result in smaller phase I loss (E_{off}^I).Therefore, E_{off}^I is negligible. The unique turn-off characteristics of the proposed device are phase II and phase IV, which are largely different from UPB LIGBT. In order to qualitatively and quantitatively demonstrate the turn-off loss suppression effect of the buried VLD layer, the detailed analysis of the turn-off process would focus on phase II and phase IV in following sections.

In phase II ($t_1 \le t \le t_2$), as illustrated in Fig. 3, with the increase of V_A , the drift region depletion boundary expands from the side of AB along the outline of VLD layer to the side of A'B'. When the depletion boundary touches the side of A'B', V_A equals to V_2 . Thus, in phase II, V_A can be given by:

$$V_{\rm A} = V_1 + I_{\rm on} \cdot R \tag{1}$$

where *R* is the effective resistance of the drift region, V_1 is the anode voltage at the end of the phase I, and I_{on} is the



FIGURE 3. (a) Depletion region expanding in phase II (b) Corresponding current density in phase II.

on-state current. $R(W_2)$ is given by:

$$R(W_2) = \int_0^{W_2} \frac{1}{q\mu_{\rm p}Z} \frac{dx}{N_{\rm b}(x) \left[(T_{\rm b} - T_{\rm b1})x/W_2 + T_{\rm b1} \right]}$$
(2)

where q and Z are the electron charge and device width, respectively; μ_p is the hole mobility in the VLD layer; W_2 is the expanding width of the depletion region edge in Fig. 3 (a); T_{b1} is the thickness of undepleted region edge at x = 0 in Fig. 3 (a).

The effective output capacitance can be given by [13]:

$$C_{\rm O} = \frac{qZT_{\rm soi}\Delta p(W_2)}{1 - \alpha_{\rm PNP}} \frac{dW_2}{dV_{\rm A}}$$
(3)

where $\Delta p(W_2)$ is excess hole profile of the proposed device in the on-state, α_{PNP} is the common base gain of PNP transistor.

Furthermore, C_0 can be obtained by submitting Eq. (1) and Eq. (2) into Eq. (3):

$$C_{\rm O} = \frac{q^2 Z^2 T_{\rm soi} \Delta p(W_2)}{1 - \alpha_{\rm PNP}} \frac{\mu_{\rm p} N_{\rm b}(W_2) T_{\rm b}}{I_{\rm on}} = \frac{q^2 Z^2 T_{\rm soi} \Delta p(x)}{1 - \alpha_{\rm PNP}} \frac{\mu_{\rm p} N_{\rm b}(x) T_{\rm b}}{I_{\rm on}} = \frac{q^2 Z^2 T_{\rm soi} \Delta p(x)}{1 - \alpha_{\rm PNP}} \frac{\mu_{\rm p} (Q - G T_{\rm b} x)}{I_{\rm on}}$$
(4)

In phase II, $dV_A/dt = I_A/C_O = I_{on}/C_O$. Therefore, larger Q leads to larger capacitance effect, and results in a smaller dV_A/dt . Consequently, in phase II, the gross anode voltage reduces, results in a smaller the phase II loss (E_{off}^{II}) . It is worth to note that the buried layer is only partially depleted due to the high doping concentration near the side of AB, which is different from UPB LIGBT.

As illustrated in Fig. 4, during the phase IV ($t_3 \le t \le t_4$), carriers are recombined and removed in the undepleted regions while the anode current (I_A) is dropping. Obviously, the phase IV loss ($E_{\text{off}}^{\text{IV}}$) can be given by:

$$E_{\rm off}^{\rm IV} = V_{\rm D} \cdot \int_{t_3}^{t_4} I_{\rm A} dt = V_{\rm D} Q_{\rm u} \tag{5}$$



FIGURE 4. (a) Depletion region at t_3 (b) Corresponding current density at t_3 The depletion region edges are assumed to be symmetrical with respect to the line NM for simplicity in (a).

$$Q_{\rm u} = Q_{\rm u1} + Q_{\rm u2} + Q_{\rm u3} \tag{6}$$

where Q_{ui} is the charge in undepleted region *i*, Q_u is the total charge in the undepleted regions and V_D is the power supply voltage. It is assumed that the excess hole profile still obeys the carrier distribution in on-state [16]. Hence, Q_{u1} and Q_{u2} can be obtained as [16]:

$$Q_{u1} \approx \frac{1}{2} q N_{\rm d} D_{\rm b} W_{\rm up} A$$

+
$$\frac{1}{2} (P_0 + P_{W_{\rm up}}) q A L \tanh(W_{\rm up}/2L)$$
(7)

$$Q_{u2} \approx \frac{1}{2} q N_{d} (T_{\text{soi}} - T_{b} - D_{b}) W_{up} A$$
$$+ \frac{1}{2} (P_{0} + P_{W_{\text{down}}}) q A L \tanh(W_{\text{down}}/2L) \qquad (8)$$

$$Q_{\rm u3} \approx \frac{1}{2} q N_{\rm A'B'} L_{\rm b} A \tag{9}$$

$$W_{\rm up} \approx W_{\rm down} = L_{\rm b} - \sqrt{\left(\frac{V_{\rm D} - V_2}{V_{\rm BR} - V_2}\right)} L_{\rm b}$$
 (10)

where A and L are the areas of depletion boundary and bipolar diffusion length, respectively. W_{up} and W_{down} are the lengths of undepleted region 1 and undepleted region 2, respectively, and they are treated as equal for simplicity. P_0 , $P_{W_{up}}$ and $P_{W_{down}}$ are the hole concentrations at x = 0, W_{up} and W_{down} , respectively. $N_{A'B'}$ is the doping concentration of buried VLD layer that approaches to the side of A'B' at t_3 . V_{BR} is the breakdown voltage of the proposed device. Based on analysis of the phase II, a larger Q leads to a smaller V_A in phase II, and results in a smaller V_2 . Consequently, lower W_{up} and W_{down} can be obtained according to Eq. (10), and E_{off}^{IV} reduces. Therefore, a larger Q leads to a smaller E_{off}^{IV} .

To summarize, the existence of the buried VLD layer increases the effective output capacitance and decreases the storage charges in the drift region, thus reducing the turn-off loss (E_{off}).



FIGURE 5. (a) Turn-off waveforms of UPB LIGBT and the proposed device with or without self-heating effect (b) Maximum temperature of UPB LIGBT and the proposed device versus time considering self-heating effect during turn-off process (c) Turn-off waveforms of UPB LIGBT and the proposed device at 425K.

III. RESULTS AND DISCUSSIONS

A 2D semiconductor device simulator, Synopsys TCAD, is applied to further explore the turn-off loss reduction mechanism of the proposed new device. An ambient temperature of 300K, a minority carrier lifetime of 1μ s are used. The on-state current (I_{on}) is 100A/cm², and the forward conductive voltage (V_{on}) is about 1.13V. Besides, the power supply



FIGURE 6. The dependence of *E*_{off} and *BV* on concentration gradient (*G*) of the proposed device.

voltage (V_D) is 200V. Furthermore, on-state gate voltage (V_G) is 15V. The simulating circuit and gate voltage sequence are shown in Fig. 10.

A. INFLUENCE OF THE SELF-HEATING EFFECT AND TEMPERATURE

Fig. 5 (a) shows the comparison of turn-off waveforms of UPB LIGBT and the proposed device with or without selfheating effect at room temperature of 300K. Simulation shows that there is almost no difference under surfaceresistance of 100 cm^2 K/W. Fig. 5 (b) shows the comparison of maximum temperature (T_{max}) considering self-heating effect during turn-off process for both UPB LIGBT and the proposed device. The results reveal that there is little variation of temperature in turn-off process. Therefore, self-heating effect is ignored when we research dynamic characteristic of UPB LIGBT and the proposed device. Fig. 5 (c) exhibits turn-off waveforms of UPB LIGBT and the proposed device at 425K. Environment temperature has great impact on dynamic characteristic of the two above devices. Turn-off losses of the proposed device and UPB LIGBT degenerate at a higher temperature of 425K due to the longer minority carrier lifetime. The proposed device can suppress the deterioration owing to faster depletion. Turn-off loss of proposed device can reduced by 73% compared with UPB LIGBT. That is to say, the proposed device is superior to UPB LIGBT at high temperature.

B. INFLUENCE OF THE DOPING PARAMETERS

Fig. 6 shows the dependence of E_{off} and BV on concentration gradient (*G*) of the proposed device. For $Q = 3.6 \times 10^{12} \text{ cm}^{-2}$, both E_{off} and BV increase with the increase of *G*. One of the most distinctive features of the proposed device is *G*. The variation of *G* affects the turn-off loss significantly. As discussed above, the E_{off} is mainly composed of $E_{\text{off}}^{\text{II}}$, $E_{\text{off}}^{\text{III}}$ and $E_{\text{off}}^{\text{IV}}$. In the phase II and phase III, the resistance of undepleted P-buried VLD layer increases with



FIGURE 7. The dependence of *E*_{off} and *BV* on doping dose (*Q*) of the proposed device.



FIGURE 8. (a) The carrier movements in proposed device at t_3 (b) The comparison of carrier distribution in the proposed device and UPB LIGBT at t_3 .

a higher G, which further results in a higher V_2 , E_{off}^{II} and a lower E_{off}^{III} . Meanwhile, in the phase IV, owing to the fact that the gross doping dose of the entire VLD layer is reduced, the assistant depletion effect of the buried layer is suppressed and thus increasing E_{off}^{IV} . Owing to the existence of the buried VLD layer, the surface electric field is reshaped and more even. Therefore, BV boosts with the increase of the G.

However, as shown in Fig. 7, for $G = 2.4 \times 10^{14} \text{ cm}^{-3} \mu \text{m}^{-1}$, both E_{off} and BV decrease with the increase



FIGURE 9. The comparison between the proposed device and UPB LIGBT at t_3 . (a) The hole distribution and electric field along cutline $y = 2.8 \mu$ m. (b) The hole distribution, electron distribution and electric field along cutline $y = 0.9 \mu$ m.

of Q. The E_{off} is mainly determined by $E_{\text{off}}^{\text{II}}$ and $E_{\text{off}}^{\text{IV}}$. In the phase II, $E_{\text{off}}^{\text{II}}$ significantly decreases with the increasing of Q due to a lower V_2 , which has been discussed in Section II. Whereas, for the phase IV, a higher Q leads to a higher assistant depletion effect of VLD layer on the drift region, which diminishes the storage charges and thus drags $E_{\text{off}}^{\text{IV}}$ down.

Moreover, Fig. 8 and Fig. 9 further depict the influence of embedded VLD layer on turn-off process. As shown in Fig. 8 (a), when $t = t_3$, electrons in undepleted region 1 and undepleted region 2 move through N-Buffer and are collected by the anode under the electric field. Meanwhile, the holes in these regions are swept into VLD layer and travel to the cathode. Apparently, the side of AB of the VLD layer acts as an emitter while the P-well and inner P+ region can be treated as a collector. Furthermore, the N-drift region between the P-well and VLD layer acts as a base region. Therefore, a narrow base PNP transistor is formed accordingly. Since the equivalent base region is actually very narrow, the common base current amplification factor tends to 1, which helps the holes travel into P-well. As shown in



FIGURE 10. (a) Simulated turn-off waveforms and gate waveform of the proposed device and UPB LIGBT (b) E_{off} and *BV* of the proposed device and UPB LIGBT versus *Q* and *G*.

Fig. 8 (b), the distribution of 2-D carrier density indicates that the depletion region in the drift region of the proposed device is shrunk due to the buried VLD layer compared with that in UPB LIGBT, which results in a smaller E_{off}^{IV} . Due to *G*, the buried VLD layer also reshapes the electric field distribution in the drift region. As shown in Fig. 9, the electric field rises in the area with higher carrier concentration. Therefore, the carriers can obtain a higher energy and speed of traveling to the corresponding electrode, which promotes the extraction of the excess carriers.

Fig. 10 (a) shows simulated turn-off waveforms of the proposed device and UPB LIGBT with parameters in table 1. With the increase of Q, E_{off}^{II} and E_{off}^{IV} significantly reduce. Fig. 10 (b) shows E_{off} and BV of the proposed device and UPB LIGBT versus Q and G. With the increase of Q and G, both BV curves first increases and then decreases. However, BV curve of the proposed device has the larger optimization range of Q. With the same BV, the proposed device achieves a 29.4% lower $E_{off}(2.4 \times 10^{-4} \text{J} \cdot \text{cm}^{-2})$ than that of UPB SOI LIGBT ($3.4 \times 10^{-4} \text{J} \cdot \text{cm}^{-2}$).



FIGURE 11. The dependence of E_{off}^{i} (i = I, II, III, IV) of the proposed device on d_{s} .



FIGURE 12. Simulated turn-off waveforms of the proposed device with different d_s .

C. INFLUENCE OF THE DEVICE PARAMETERS

Fig. 11 illustrates the E_{off} as a function of d_{s} . For $L_{\text{b}} = 29\mu\text{m}$, with the increase of d_{s} , $E_{\text{off}}^{\text{II}}$ significantly increases. The increase of d_{s} leads to the increase of the depletion edges expanding distance in phase I. Consequently, V_1 and V_2 increase, and result in a higher $E_{\text{off}}^{\text{II}}$, which is shown in Fig. 12. The depletion assistant effect is weakened with the increase of d_{s} . If d_{s} is too small, it would induce more carriers stored in the drift region. Consequently, $E_{\text{off}}^{\text{IV}}$ decreases. As a result, a smaller or larger d_{s} would lead to a higher E_{off} . Taking process into consideration, d_{s} of 0.6 μ m is used for the device optimization.

The sensitivity of the E_{off} , $E_{\text{off}}^{\text{II}}$, $E_{\text{off}}^{\text{III}}$ and $E_{\text{off}}^{\text{IV}}$ as a function of L_{b} are depicted in Fig. 13. E_{off} is mainly determined by $E_{\text{off}}^{\text{IV}}$. As L_{b} increases from 25µm to 29µm, the assistant depletion effect is enhanced, and thus the storage charge in the drift region reduces. And larger L_{b} results in stronger ability of storage charge extraction. Consequently, $E_{\text{off}}^{\text{IV}}$ decreases, as shown in Fig. 13. As



FIGURE 13. The dependence of turn-off loss of the proposed device as a function of $L_{\rm b}$.



FIGURE 14. Tradeoff between E_{off} and V_{on} of the proposed device and UPB LIGBT at 100A·cm⁻² and 200A·cm⁻², respectively.

a result, larger L_b will lead to smaller E_{off} . Therefore, L_b of 29µm is used for the device optimization, which is close to L_d .

D. TRADEOFF OF EOFF AND VON

Fig. 14 shows that the proposed device behaves much better tradeoff between E_{off} and V_{on} than the UPB LIGBT under different on-state current. The E_{off} of the proposed device falls by 29.4% compared with that of the UPB LIGBT at 100A·cm⁻². However, the E_{off} of the proposed decreases by up to 69.7% compared with that of the UPB LIGBT at 200A·cm⁻². Fig. 15 shows the simulated turn-off waveforms of the proposed device and UPB LIGBT at 200A·cm⁻². Obviously, for UPB LIGBT, the capacitance effect becomes weaker at larger I_{on} . However, the turn-off characteristic of the proposed device is less influenced by larger I_{on} . Therefore, the proposed device has greater advantage for low E_{off} over the UPB LIGBT while turning off at larger I_{on} .



FIGURE 15. Simulated Turn-off waveforms of the proposed device and UPB LIGBT at 200A·cm⁻².

IV. CONCLUSION

In order to improve the tradeoff between the turn-off loss and breakdown voltage, a new low turn-off loss SOI LIGBT with buried VLD layer is proposed in this paper. By embedding a P-type VLD layer into the drift region, a partially depleted drift region and a larger effective output capacitance can be obtained, and resulting a lower E_{off}^{II} in phase II. Furthermore, $E_{\rm off}^{\rm IV}$ decreases due to the less stored charges in shrunk depletion region. Therefore, the E_{off} can be improved significantly during turn-off process. Moreover, the buried VLD layer is also beneficial to excess carriers extraction and the optimization of breakdown voltage. The influences of VLD layer on BV and E_{off} are investigated in detail. The results of 2D simulation indicate that the proposed device can achieve a 29.4% lower turn-off loss and a 69.7% lower turnoff loss at 100A·cm⁻² and 200A·cm⁻², respectively, when compared with SOI UPB LIGBT. Among various solutions to achieve high performances for SOI LIGBT, the buried VLD technique exhibits the more excellent balance between BV and E_{off} .

REFERENCES

- L. H. Huang *et al.*, "A snapback-free fast-switching SOI LIGBT with polysilicon regulative resistance and trench cathode," *IEEE Trans. Electron Devices*, vol. 64, no. 9, pp. 3961–3966, Sep. 2017, doi: 10.1109/TED.2017.2726080.
- [2] L. Zhang et al., "Low-loss SOI-LIGBT with triple deepoxide trenches," *IEEE Trans. Electron Devices*, vol. 64, no. 9, pp. 3756–3761, Sep. 2017, doi: 10.1109/TED.2017.2731518.
- [3] J. H. Li and P. Li, "Simulation study of a high-current and fast dual-gate IGBT device with high-K material," *IEEE Electron Device Lett.*, vol. 37, no. 9, pp. 1181–1184, Sep. 2016, doi: 10.1109/LED.2016.2591180.
- [4] S. Takahashi, A. Nakagawa, Y. Ashida, S. Shiraki, and N. Tokura, "Carrier-storage effect and extraction-enhanced lateral IGBT (E²LIGBT): A super-high speed and low on-state voltage LIGBT superior to LDMOSFET," in *Proc. ISPSD*, Jun. 2012, pp. 393–396, doi: 10.1109/ISPSD.2012.6229104.
- [5] K. Hara et al., "600V single chip inverter IC with new SOI technology," in Proc. ISPSD, Jun. 2014, pp. 418–421, doi: 10.1109/ISPSD.2014.6856065.
- [6] E. C. T. Kho *et al.*, "200-V lateral superjunction LIGBT on partial SOI," *IEEE Electron Device Lett.*, vol. 33, no. 9, pp. 1291–1293, Sep. 2012, doi: 10.1109/LED.2012.2205892.

- [7] D. W. Green, M. Sweet, K. V. Vershinin, S. Hardikar, and E. M. S. Narayanan, "Performance analysis of the segment npn anode LIGBT," *IEEE Trans. Electron Devices*. vol. 52, no. 11, pp. 2482–2488, Nov. 2005, doi: 10.1109/TED.2005.857168.
- [8] T. Terashima and J. Moritani, "High speed lateral-IGBT with a passive gate," in *Proc. ISPSD*, May 2005, pp. 91–94, doi: 10.1109/ISPSD.2005.1487958.
- [9] B. H. Lee *et al.*, "Dual-gate shorted anode SOI lateral insulated gate bipolar transistor suppressing the snap-back," *Jpn. J. Appl. Phys.*, vol. 36, no. 3B, pp. 1663–1666, Mar. 1997, doi: 10.1143/JJAP.36.1663.
- [10] J.-H. Chun, D.-S. Byeon, J.-K. Oh, M.-K. Han, and Y.-I. Choi, "A fast-switching SOI SA-LIGBT without NDR region," in *Proc. ISPSD*, May 2000, pp. 149–152, doi: 10.1109/ISPSD.2000.856793.
- [11] L. Zhang *et al.*, "A high current density SOI-LIGBT with segmented trenches in the anode region for suppressing negative differential resistance regime," in *Proc. ISPSD*, May 2015, pp. 49–52, doi: 10.1109/ISPSD.2015.7123386.
- [12] J. Zhou *et al.*, "Electrical characteristic study of an SOI-LIGBT with segmented trenches in the anode region," *IEEE Trans. Electron Devices*, vol. 63, no. 5, pp. 2003–2008, May 2016, doi: 10.1109/TED.2016.2545681.
- [13] Y. T. He, M. Qiao, X. Zhou, Z. J. Li, and B. Zhang, "Ultralow turn-OFF loss SOI LIGBT with p-buried layer during inductive load switching," *IEEE Trans. Electron Devices*, vol. 62, no. 11, pp. 3774–3780, Nov. 2015, doi: 10.1109/TED.2015.2476469.
- [14] T. T. Hua *et al.*, "A 2-D analytical model of SOI high-voltage devices with dual conduction layers," *IETE Tech. Rev.*, vol. 29, no. 4, pp. 346–354, Jul. 2012, doi: 10.4103/0256-4602.101315.
- [15] T. T. Hua, Y. F. Guo, Y. Yu, G. Sheu, and J. F. Yao, "An analytical model of triple RESURF devices with linear P-layer doping profile," *IETE Tech. Rev.*, vol. 30, no. 1, pp. 31–37, Jan. 2013, doi: 10.4103/0256-4602.107337.
- [16] V. Pathirana, E. Napoli, F. Udrea, and S. Gamage, "An analytical model for the lateral insulated gate bipolar transistor (LIGBT) on thin SOI," *IEEE Trans. Power Electron.*, vol. 21, no. 6, pp. 1521–1528, Nov. 2006, doi: 10.1109/TPEL.2006.882976.



TAO TIAN received the B.Eng. degree in electronics science and technology and the M.Eng. degree in microelectronics and solid-state electronics from Hunan University, Changsha, China, in 2003 and 2006, respectively. He is currently pursuing the Ph.D. degree with the Nanjing University of Posts and Telecommunications, Nanjing, China, under the supervision of Prof. Y. Guo. His current research interest includes simulation, modeling and process of semiconductor power devices.



SHENG-LI ZHANG is currently pursuing the B.S. degree in micro-electronics from the Nanjing University of Posts and Telecommunications, Nanjing, China. His current research interests include simulation, modeling, and process of power semiconductor devices, and power integrated circuits and systems.



YU-FENG GUO (M'05) received the B.Eng. and M.Eng. degrees in material science and engineering from Sichuan University, Chengdu, China, in 1996 and 2001, respectively, and the Ph.D. degree in microelectronics and solid-state electronics from the University of Electronic Science and Technology of China, Chengdu, China, in 2005. He was a Lecture from 2005 to 2007 and an Associate Professor from 2007 to 2012, and has been a Professor since 2012 with the Nanjing University of Posts and Telecommunications,

Nanjing, China, where he is currently the Dean of the College of Electronic and Optical Engineering and the Vice-Director of the National and Local Joint Engineering Laboratory of RF Integration and Micro-Assembly Technology. He has published over 180 articles in refereed journals and conferences and holding over 20 Chinese patents.



JUN ZHANG received the B.S. degree in microelectronics from the Nanjing University of Posts and Telecommunications, Nanjing, China, in 2013, where he is currently pursuing the Ph.D. degree in microelectronics and solid-state electronics under the supervision of Prof. Y. Guo. He has been a Visiting Scholar with the University of Texas at Austin since 2016. His current research interests include semiconductor power devices, microelectronics devices reliability and RF, and power integrated circuits and systems.



DAVID Z. PAN (S'97–M'00–SM'06–F'14) is currently an Engineering Foundation Professor with the University of Texas at Austin. He has published over 280 refereed technical papers, and holds eight U.S. patents. His research interests include cross-layer IC design for manufacturability, reliability, security, physical design, analog design automation, and CAD for emerging technologies. He has graduated over 20 Ph.D. students who are now holding key academic and industry positions. He has served as a Senior Associate

Editor for ACM Transactions on Design Automation of Electronic Systems and an Associate Editor for a number of other journals



KE-MENG YANG received the B.S. degree from the Nanjing University of Posts and Telecommunications, Nanjing, China, in 2014, where she is currently pursuing the Ph.D. degree with the College of Electronic and Optical Engineering. Her current research interests include simulation, modeling, and process of power semiconductor devices and RF devices.