Received 1 July 2018; revised 27 September 2018; accepted 8 October 2018. Date of publication 16 October 2018; date of current version 17 December 2018. The review of this paper was arranged by Editor N. Horiguchi.

*Digital Object Identifier 10.1109/JEDS.2018.2876432*

# **P-Channel and N-Channel Super-Steep Subthreshold Slope PN-Body Tied SOI-FET for Ultralow Power CMOS**

## **TAKAYUKI MOR[I](https://orcid.org/0000-0002-9199-0868) AND JIRO IDA (Member, IEEE)**

Division of Electrical Engineering, Kanazawa Institute of Technology, Ishikawa 921-8501, Japan

CORRESPONDING AUTHOR: T. MORI and J. IDA (e-mail: t\_mori@neptune.kanazawa-it.ac.jp; ida@neptune.kanazawa-it.ac.jp)

This work was supported in part by JST-CREST under Grant JPMJCR16Q1 and in part by MEXT KAKENHI under Grant 25109002. This paper is based on a paper entitled "P-channel Super Steep Subthreshold Slope PN-Body Tied SOI FET: Possibility of CMOS," presented at the IEEE EDTM 2018.

**ABSTRACT** In this paper, *n*-channel and *p*-channel super-steep subthreshold slope (SS) PN-body tied (PNBT) silicon on insulator field-effect transistors (SOI-FETs) are demonstrated. The PNBT structure has a symmetrical source and drain structure. The devices show super-steep SS (*<* 1 mV/dec) characteristics while maintaining low off current  $\left($  < 1 pA $\mu$ m) and high on/off ratio (up to 6 decades) with low drain voltage ( $V_d = \pm 0.1$  V), good output characteristics, and threshold voltage controllability. The devices have a body current and a hysteresis characteristic; however, these can be suppressed under proper device conditions. The operation mechanism of the PNBT SOI-FET is clarified by simulation, and an inherent thyristor on the PNBT structure plays a significant role. Both the *p*-channel and *n*-channel PNBT SOI-FET characteristics are discussed, and it is indicated that an ultralow power complementary metal-oxide-semiconductor can be realized by the PNBT SOI-FET.

**INDEX TERMS** Body tied, feedback, floating body, SOI MOSFET, steep subthreshold slope, thyristor.

## **I. INTRODUCTION**

Ultralow power devices for micro and nanowatt electronics, such as the Internet of Things and medical applications, are one of the frontier research themes for large scale integration (LSI) [\[1\]](#page-6-0). To achieve ultralow power LSI, low powersupply voltages  $(V_{DD})$  and off currents  $I_{off}$  are required. To that end, it is necessary to reduce the subthreshold slope (SS) of the metal-oxide semiconductor field-effect transistors (MOSFETs). Recently, steep SS devices to overcome the fundamental lower limit of the conventional MOSFET's SS ( $\approx$  60 mV/dec) at room temperature have been studied. In particular, tunnel field-effect transistors (FETs) [\[2\]](#page-6-1), [\[3\]](#page-6-2) and negative capacitance FETs [\[4\]](#page-6-3), [\[5\]](#page-6-4) have been reported as mainstream research. These devices have achieved a steep SS (*<* 60 mV/dec), maintaining low *Ioff* in the simulation results; however, actual fabricated devices have not yet achieved these ideal characteristics. Other devices, such as impact ionization metal-oxide semiconductors (I-MOSs) [\[6\]](#page-6-5), ultra-thin buried-oxide (Box) fully depleted (FD)-silicon on insulator (SOI) [\[7\]](#page-6-6), microelectromechanical (MEM) logic switches [\[8\]](#page-6-7), feedback FETs (FBFETs) [\[9\]](#page-6-8), and resistivegate FETs (ReFETs) [\[10\]](#page-6-9) have been proposed. Those devices have realized a steeper SS (*<* 10 mV/dec). However, they also exhibit some issues, for example, I-MOSs require a high drain voltage  $(V_d)$  because they require avalanche breakdown. The ultra-thin Box FD-SOI uses floating body effects and can operate at lower  $V_d$  than the I-MOSs. However, the device operates over  $V_d = 1.0$  V because it uses impact ionization. MEM logic switches implement ideal switching by using mechanical contact, but also have significant hysteresis characteristics. Additionally, they have a problem with repeatability because of mechanical strength problems. FBFETs use potential modulation by charging carriers to the sidewall; thus, they also have hysteresis characteristics. ReFETs use a gate with resistive switching. The key issue of ReFETs is to develop feasible materials. Moreover, some of the steep SS devices have an asymmetric source and drain (S/D) structure.

As an alternative, we have proposed the n-channel supersteep SS PN-body tied (PNBT) SOI-FET [\[11\]](#page-6-10)–[\[14\]](#page-6-11). The

PNBT SOI-FET realizes a super-steep SS (*<* 1 mV/dec) while maintaining a low  $I_{\text{off}}$  (< 1 pA/ $\mu$ m) with a low  $V_{\text{d}}$  $(= 0.1 \text{ V})$ . It also has a symmetrical S/D structure.

In this study, first, the operation mechanism of the PNBT SOI-FET is clarified by using technology computeraided design (TCAD). Second, we demonstrate the actual measurement results of the super-steep SS PNBT SOI-FET. Specifically, for the first time, the p-channel super-steep SS PNBT SOI-FET is reported. We found that substrate bias  $(V<sub>sub</sub>)$  is necessary to reduce  $I<sub>off</sub>$ . We also discuss the possibility of an ultralow power complementary metal-oxidesemiconductor (CMOS) with the PNBT SOI-FET, based on the results.

## **II. DEVICE STRUCTURE OF PNBT SOI-FET**

Fig. [1](#page-1-0) shows the device structure of the PNBT SOI-FET. It is a conventional body-tied SOI-FET with an n (or p)-region inserted between a  $p^+$  (or  $n^+$ ) contact region and a channel region. The polarity is changed between the p-channel and n-channel PNBT SOI-FET as shown in Figs. 1(a) and 1(b). The front view and top view are shown in Figs. 1(c) and 1(d). The impurity concentration of the n (or p) region was set to be lightly doped to reduce the operating body voltage  $(V<sub>b</sub>)$  below 1.0 V, as we reported in our previous study [\[12\]](#page-6-12). The actual devices were fabricated using a 0.2-  $\mu$ m SOI CMOS process with a 50-nm-thick SOI ( $T_{\text{Si}}$ ), a 200-nm Box  $(T_{\text{Box}})$ , a 4.4-nm-thick gate oxide  $(T_{\text{ox}})$ , 0.2/1  $\mu$ m gate length ( $L_g$ ), and 1  $\mu$ m gate width ( $W_g$ ). In this study, the gate has a T-shape and the n (or p)-region width  $(W_b)$  was set to be 1.2  $\mu$ m, to maintain the overlay accuracy, according to the layout rules of the process that we used [\[13\]](#page-6-13). The PNBT structure consists of a pnpn junction between the S/D and the body terminal; therefore, it has an inherent thyristor as shown in Fig. [1\(](#page-1-0)e). This inherent thyristor plays a significant role in the appearance of the super-steep SS.



<span id="page-1-0"></span>**FIGURE 1. Device structure of PNBT SOI-FET. (a) n-channel PNBT SOI-FET, (b) p-channel PNBT SOI-FET, (c) front view, (d) top view, (e) inherent thyristor.**

## **III. SIMULATION RESULTS AND OPERATION MECHANISM**

We clarified the operation mechanism of the PNBT SOI-FET with 3D device simulation using TCAD "HyENEXSS" [\[15\]](#page-6-14). We used the Shockley–Read–Hall recombination, trapassisted tunneling, auger recombination, and band-to-band tunneling model. However, the impact ionization model was not enabled. Fig. [2](#page-1-1) shows the simulated drain current  $I_d$  and the body current  $I_b$  vs the gate voltage  $V_g$ , and the characteristics of the p-channel and n-channel PNBT SOI-FETs at  $V_d = \pm 0.1$  V and  $V_b = \pm 0.8$  V. Super-steep SS characteristics appear in both devices when – 0.1 V  $V_{\rm g}$  < 0.1 V. This indicates that the PNBT SOI-FET will allow the CMOS to operate at  $V_{\text{DD}} = 0.1$  V. Additionally, power consumption by  $I<sub>b</sub>$  will not be an issue when considering  $P = I \times V$ , as  $I<sub>b</sub>$  is one-tenth lower than  $I<sub>d</sub>$ , although  $V<sub>b</sub>$  is higher than  $V<sub>d</sub>$ . However, when the CMOS configuration is considered, *I*<sup>b</sup> flows from the body terminal to the ground (or power supply) terminal in the CMOS inverter with the PNBT SOI-FET and cannot be blocked at the steady state, as mentioned in [\[16\]](#page-6-15). This increases the power consumption in the CMOS inverter operation. We thus need to further reduce  $I<sub>b</sub>$  or design a circuit to solve this critical issue.



<span id="page-1-1"></span>**FIGURE 2. Simulated** *I***<sup>d</sup> and** *I***b−***V***<sup>g</sup> characteristics of the p-channel and n-channel PNBT SOI-FETs. Solid line:** *I***d, dotted line:** *I***b.**

Fig. [3](#page-2-0) shows the hole concentration in the n-channel PNBT SOI-FET at the off state and on state as the super-steep SS appears. Only the n-channel case was considered here because both the p-channel and n-channel have the same mechanism. In the off state, holes accumulate in the neutral region under the gate. However, for the on state, the holes fill the entire SOI region. This phenomenon seems to be the floating body effect in the SOI MOSFET [\[7\]](#page-6-6). Conventional floating body effects are induced by the carrier charging due to impact ionization; however, it should be noted that this simulation does not use the impact ionization model. Therefore, the holes are provided by a method other than impact ionization. It is considered that the holes are provided by the positive feedback from the inherent thyristor on our



<span id="page-2-0"></span>**FIGURE 3. Hole concentration in the n-channel PNBT SOI-FET at (a) under the gate, (b) center of SOI, and (c) forefront.**



<span id="page-2-1"></span>**FIGURE 4. Band diagrams in the n-channel PNBT SOI-FET under the gate at the (a) off state and (b) on state as the super-steep SS appears.**

PNBT SOI-FET. Fig. [4](#page-2-1) shows the band diagrams in the nchannel PNBT SOI-FET at the off and on states as the supersteep SS appears. At the off state, the barrier heights between the channel region and the n-region are maintained. However, those barrier heights are lowered at the on state. When  $V_g$  is increased, electrons diffuse from the source to the n-region and decrease the n-region potential, as indicated by (1) in Fig. [4\(](#page-2-1)a). As a result, the holes are injected into the channel region and increase the channel region potential [\[13\]](#page-6-13), as indicated by (2) in Fig. [4\(](#page-2-1)a). Therefore, the appearance of the super-steep SS is expected to be caused by the positive feedback of the inherent thyristor and by the SOI floating body effects. Moreover,  $I<sub>b</sub>$  is a diffusion current, while  $I<sub>d</sub>$ includes both drift and diffusion currents in the on state. Therefore,  $I_b$  is lower than  $I_d$ .

Devices that have a similar mechanism have been proposed, such as FBFETs [\[9\]](#page-6-8), field-effect diodes [\[17\]](#page-6-16), and



<span id="page-2-2"></span>**FIGURE 5.** Measured  $I_d$ - $V_g$  characteristics and dependence on  $V_h$  at *L***<sup>g</sup> = 1 µm. (a) p-channel PNBT SOI-FET. (b) n-channel PNBT SOI-FET.**

 $Z^2$ -FETs [\[18\]](#page-6-17). However, our PNBT structure makes it possible to realize a symmetrical S/D and operation with low  $V_d$ .

## **IV. ACTUAL MEASUREMENT CHARACTERISTICS**

Fig. [5](#page-2-2) shows the measured  $I_d - V_g$  characteristics and dependence on  $V_b$  at  $L_g = 1 \mu m$ .  $V_{sub}$  in the n-channel PNBT SOI-FET was grounded. On the other hand,  $V<sub>sub</sub>$  in the p-channel PNBT SOI-FET was set to be −3.0 V because we found that negative  $V_{sub}$  is required to confirm supersteep SS on the p-channel PNBT SOI-FET. When *V*<sup>b</sup> is equal to zero, PNBT SOI-FET acts as a conventional MOSFET. However, as  $V_b$  is raised to  $\pm$  0.6 V, the supersteep SS (*<* 1 mV/dec) appears in both p-channel and n-channel devices, keeping low  $I_{\text{off}}$  (< 1 pA/ $\mu$ m) and high on/off ratio (up to 6 decades). Fig. [6](#page-3-0) shows the measured  $I_d$  and  $I_b - V_g$  characteristics dependence on  $V_{sub}$  at  $V<sub>b</sub> = \pm 0.8$  V. In the n-channel PNBT SOI-FET, when  $V<sub>sub</sub>$ is negatively biased, the trigger voltage of the super-steep SS slightly shifts to the positive direction. In contrast, in the p-channel PNBT SOI-FET, a large  $I<sub>b</sub>$  flows and  $I<sub>d</sub>$  and  $I<sub>b</sub>$ are not controlled by  $V_g$  when  $V_{sub} = 0$  V. The p-channel PNBT SOI-FET requires  $V_{sub} < -2.0$  V to decrease  $I_{off}$  and induce the super-steep SS. This phenomenon seems to occur because of a barrier lowering for electron injection from the body terminal to the channel region. The expected cause along with the band diagram between the S/D and the body terminals in the p-channel PNBT SOI-FET are shown in Fig. [7.](#page-3-1) We consider that positive charge exists in the Box of SOI as discussed in [\[19\]](#page-6-18). When this charge is considered, the barrier height of the p-region is expected to become low. This results in electron injection and large  $I_{\text{off}}$  of the p-channel PNBT SOI-FET when  $V_{sub}$  is set to be unbiased (grounded). However, when a negative  $V_{sub}$  is applied, the barrier height of the p-region increases, reducing electron injection, which results in low *I*off and the appearance of super-steep SS. A positive charge does not reduce the barrier height on the n-channel PNBT SOI-FET. Therefore, it is a specific phenomenon to the p-channel device. Moreover, fortunately, the n-channel PNBT SOI-FET maintains a super-steep SS even



<span id="page-3-0"></span>**FIGURE 6. Measured** *I***<sup>d</sup> and** *I***b−***V***<sup>g</sup> characteristics and dependence on** *V***sub. (a) p-channel PNBT SOI-FET. (b) n-channel PNBT SOI-FET. Solid line:**  $I_{\rm d}$ , dotted line:  $I_{\rm b}$ .



<span id="page-3-1"></span>**FIGURE 7. Illustration of a band diagram between S/D and body terminals in the p-channel PNBT SOI-FET.**

with negative  $V_{sub}$ . This indicates that both p-channel and n-channel PNBT SOI-FETs can operate as CMOS devices with the same  $V_{sub} < -2.0$  V.

Fig. [8](#page-3-2) shows the measured  $I_d$  and  $I_b-V_g$  characteristics for  $L_g = 1 \mu m$  and  $L_g = 0.2 \mu m$  with three  $V_b$  and  $V_{sub}$ conditions as the super-steep SS appears. At  $L_g = 1 \mu m$ , the super-steep SS occurs from the  $I_d = 1$  pA level. The on/off ratio improves when  $V<sub>b</sub>$  increases; however,  $I<sub>b</sub>$  is larger than  $I_d$  at  $V_b = 1.0$  V. In contrast,  $I_b$  is lower than  $I_d$  at  $L_g = 0.2$  µm. However, the super-steep SS occurs from  $I_d = 0.1 - 1$  nA level; therefore, the on/off ratio at  $L_g = 0.2 \mu m$  is less than that of  $L_g = 1 \mu m$ . This is expected owing to the difference in the threshold voltage  $V_{th}$ between the "source to drain" and "source to body termi-nal." Fig. [9](#page-3-3) illustrates the difference between  $L<sub>g</sub> = 1 \mu m$  and  $L<sub>g</sub> = 0.2$  µm. The "source to drain" and "source to body terminal" have different distances; therefore,  $V_{th}$  between these two directions is also different.  $V_{\text{th}}$  of "source to drain" with  $L_g = 0.2 \mu m$  is lower than  $V_{th}$  of "source to body terminal" because of the short-channel effect of the MOSFET. Therefore, a conventional subthreshold current starts to flow before the super-steep SS appears at the start of the "source to body terminal" current. However, both values of  $V_{\text{th}}$  are nearly the same for  $L_{\text{g}} = 1 \mu \text{m}$ . Therefore, the super-steep SS starts from a very low current level before the start of the conventional subthreshold current.



<span id="page-3-2"></span>**FIGURE 8. Measured** *I***<sup>d</sup> and** *I***b−***V***<sup>g</sup> characteristics with various** *L***g's as the super-steep SS appears. (a) p-channel PNBT SOI-FET at** *L***<sup>g</sup> = 1 µm, (b) n-channel PNBT SOI-FET at** *L***<sup>g</sup> = 1 µm, (c) p-channel PNBT SOI-FET at**  $L$ **g**  $=$  **0**.2  $\mu$ m, (d) n-channel PNBT SOI-FET at  $L$ **g**  $=$  **0**.2  $\mu$ m. Solid line:  $I$ <sub>d</sub>, **dotted line:** *I***b.**



<span id="page-3-3"></span>**FIGURE 9. Illustration of difference between**  $L_g = 1 \mu m$  **and**  $L_g = 0.2 \mu m$ **. In this study, the body length** *L***<sup>b</sup> changes with** *L***g.**

Fig. [10](#page-4-0) shows a summary of the  $I_d/I_b$  ratios. The ratio was calculated from  $I_d$  and  $I_b$  at  $V_g$  as the super-steep SS appears in Fig. [8.](#page-3-2) At  $L_g = 1 \mu m$ , the  $I_d/I_b$  ratios are lower than 3. The  $I_d/I_b$  ratios at  $L_g = 0.2 \mu m$  are higher than for  $L_{\rm g} = 1$  µm. However, the ratios decrease with increasing  $V_b$ . It is desirable that the  $I_d/I_b$  ratio be higher than the  $V_b/V_d$  ratio to ensure that the power consumption by  $I_b$ is lower than by  $I_d$ . For example, in the p-channel PNBT SOI-FET,  $I_b$  at  $L_g = 0.2 \mu m$  with  $V_b = 0.8 \text{ V}$  was less than one-tenth of  $I_d$  and the current ratio is higher than the  $V_b/V_d$  ratio (= 8). This means that the power consumption by  $I_b$  is lower than that of  $I_d$  when considering  $P = I \times V$ . Additionally, the body length  $L<sub>b</sub>$  changes with  $L<sub>g</sub>$  as shown in Fig. [9;](#page-3-3) thus,  $I_b$  at  $L_g = 1 \mu m$  is larger than  $I_d$  because



<span id="page-4-0"></span>**FIGURE 10.** Measured  $I_d$  and  $I_b$  at  $V_g$  = minimum SS point and  $I_d/I_b$ **ratio. (a) n-channel PNBT SOI-FET. (b) p-channel PNBT SOI-FET.**



<span id="page-4-1"></span>**FIGURE 11. Double sweep measurement of** *I***d-***V***<sup>g</sup> characteristics. (a) p-channel PNBT SOI-FET at** *L***<sup>g</sup> = 1 µm, (b) n-channel PNBT SOI-FET at** *L***<sup>g</sup> = 1 µm, (c) p-channel PNBT SOI-FET at** *L***<sup>g</sup> = 0***.***2 µm, (d) n-channel PNBT SOI-FET at**  $L_g = 0.2 \mu m$ **. Solid line: forward scan, dotted line: backward scan.**

*L*<sup>b</sup> is equivalent to the gate width of the inherent thyristor between the S/D and the body terminal.

Fig. [11](#page-4-1) shows the results of the double-sweep measurement of  $I_d$ - $V_g$  characteristics. All the devices exhibit hysteresis loops. We consider that the channel potential is maintained by the accumulated carriers, as shown in Fig. [3.](#page-2-0) Therefore, the PNBT SOI-FET has hysteresis characteristics. This phenomenon has also been confirmed on devices operating with a similar mechanism (i.e., using accumulation carriers) [\[7\]](#page-6-6), [\[9\]](#page-6-8), [\[16\]](#page-6-15)–[\[18\]](#page-6-17). As  $V<sub>b</sub>$  increases, the hysteresis widths at  $L_g = 1 \mu m$  increase. Particularly, the p-channel PNBT SOI-FET with  $L_g = 1 \mu m$  at  $V_b = 1 V$  cannot turn off. It is thought that the condition which cannot be turned off is induced by the accumulated carriers causing a strong positive feedback. The accumulated carriers in the entire SOI completely block the effect of the electric field from the gate [\[17\]](#page-6-16). In contrast, the hysteresis loop widths at  $L_g = 0.2 \mu m$  are lower than those at  $L_g = 1 \mu m$ . The difference between  $L_g = 1 \mu m$  and  $L_g = 0.2 \mu m$  seems to be the difference in the carrier accumulation area in the n (or p)-region and the channel region [\[14\]](#page-6-11). Fig. [12](#page-4-2) shows the summary of hysteresis widths. The hysteresis widths are less than 0.1 V other than those of the p-channel PNBT SOI-FET with  $L_g = 1 \mu m$  at  $V_b = 1$  V. It indicates that the CMOS with the PNBT SOI-FET can swing within  $V_{DD} = 0.1$  V, even though a hysteresis width exists.



<span id="page-4-2"></span>**FIGURE 12. Measured trigger voltage and hysteresis width. (a) n-channel PNBT SOI-FET. (b) p-channel PNBT SOI-FET.**

Summarizing the above, the on/off ratio,  $I_d/I_b$  ratio, and hysteresis widths are in a trade-off relationship. The *L*<sup>g</sup> scaling improves the  $I_d/I_b$  ratio and hysteresis characteristics; however, the on/off ratio deteriorates. It is noted that when *V*th of "source to body terminal" is set to be the same as *V*th of "source to drain," the on/off ratio well improves as shown in Figs. [8–](#page-3-2)[10.](#page-4-0) This is good news for the  $L_g$  scaling



<span id="page-5-0"></span>**FIGURE 13.** Measured  $I_d$  and  $I_b - V_g$  characteristics dependence on  $V_d$ . **(a) p-channel PNBT SOI-FET at** *L***<sup>g</sup> = 1 µm, (b) n-channel PNBT SOI-FET at** *L***<sup>g</sup> = 1 µm, (c) p-channel PNBT SOI-FET at** *L***<sup>g</sup> = 0***.***2 µm, (d) n-channel PNBT SOI-FET at** *L***<sup>g</sup> = 0***.***2 µm. Solid line:** *I***d, dotted line:** *I***b.**



<span id="page-5-1"></span>**FIGURE 14. Measured** *I***d-***V***<sup>d</sup> characteristics. (a) p-channel PNBT SOI-FET at** *L***<sup>g</sup> = 1 µm, (b) n-channel PNBT SOI-FET at** *L***<sup>g</sup> = 1 µm, (c) p-channel PNBT SOI-FET at**  $L_g = 0.2 \mu m$ **, (d) n-channel PNBT SOI-FET at**  $L_g = 0.2 \mu m$ **.** 

of the PNBT SOI-FET. The PNBT SOI-FET should be optimized by considering these conditions. Further research is necessary to overcome the trade-off.

We measured the dependence of  $V_d$  for high-performance operation with the PNBT SOI-FET. Fig. [13](#page-5-0) shows the measured  $I_d$  and  $I_b-V_g$  characteristics at different values of  $V_d$ . At  $L_g = 1 \mu m$ , the super-steep SS appears at the same trigger voltage, regardless of the value of  $V_d$ . When  $L_g$  = 0.2  $\mu$ m, the point at which the conventional subthreshold current begins to flow is shifted by  $V_d$  with the short-channel effect. Fig. [14](#page-5-1) shows the measured  $I_d$ - $V_d$  characteristics. There are no super-linear characteristics in the linear region and no hump characteristics in the saturation region, indicating that the PNBT SOI-FET has a good output characteristic. Additionally, we found a slight issue on the output characteristics, i.e., the PNBT SOI-FET has a slight reverse current at  $V_d = 0$  V, as shown in Fig. [15.](#page-5-2) This is because the leakage current flows from the drain to the body terminal. This should be considered when designing practical circuits.



<span id="page-5-2"></span>**FIGURE 15. Expanded** *I***d-***V***<sup>d</sup> characteristics of Fig. [14\(](#page-5-1)d) around 0 V.**



<span id="page-5-3"></span>**FIGURE 16.** Measured  $I_d$ - $V_g$  characteristics for two  $V_{th}$  devices. **(a) p-channel PNBT SOI-FET at** *L***<sup>g</sup> = 0***.***2 µm, (b) n-channel PNBT SOI-FET at**  $L_g = 0.2 \mu m$ .

Fig. [16](#page-5-3) shows the measured  $I_d$ - $V_g$  characteristics for two  $V_{\text{th}}$  devices.  $V_{\text{th}}$  is controlled by the channel impurity concentration. The super-steep SS also appears on the device when  $V_{\text{th}}$  approaches 0 V. This indicates that the PNBT has *V*th controllability, and it means that the device design for the ultralow  $V_{\text{DD}}$  (e.g., 0.1 V) will be possible. However, the

PNBT SOI-FET uses the accumulation carriers to achieve super-steep SS. Therefore, channel impurity concentration is an important parameter because carriers do not accumulate in a fully depleted SOI MOSFET. More research is required on the degree of  $V_{th}$  controllability by the channel impurity concentration maintaining the super-steep SS.

## **V. CONCLUSION**

We demonstrated p-channel and n-channel super-steep SS PNBT SOI-FETs. The operation mechanism of the PNBT SOI-FET is clarified by TCAD simulations. The super-steep SS is induced by the positive feedback with the inherent thyristor and the SOI floating body effect. The devices show a super-steep SS, maintaining a low  $I_{\text{off}}$  with a low  $V_{d}$ . We found that a negative  $V_{sub}$  is necessary to reduce  $I_b$ on the p-channel PNBT SOI-FET. The hysteresis widths are small depending on the condition.  $I_b$  is lower than  $I_d$ under appropriate conditions; however,  $I<sub>b</sub>$  is not ignorable in the CMOS configuration. We must further reduce power consumption by  $I<sub>b</sub>$  in CMOS invertor operation.

Moreover, the device has a good output characteristic and *V*th controllability. This suggests that the n-channel and pchannel PNBTs have achieved the super-steep SS CMOS operation with ultralow  $V_{\text{DD}} = 0.1$  V.

It is noted that for future studies, investigating the highspeed operation characteristics of the PNBT SOI-FET is necessary.

### **ACKNOWLEDGMENT**

This work is the result of collaborations with the High Energy Accelerator Research Organization (KEK) and LAPIS Semiconductor Co., Ltd. This work is supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Cadence Corporation and Mentor Graphics Corporation.

#### <span id="page-6-0"></span>**REFERENCES**

- <span id="page-6-1"></span>[1] (2017). *IRDS Report*. [Online]. Available: http://irds.ieee.org/reports [2] A. M. Ionescu and H. Riel, "Tunnel field-effect transistors as
- energy-efficient electronic switches," *Nature*, vol. 479, pp. 329–337, Nov. 2011, doi: [10.1038/nature10679.](http://dx.doi.org/10.1038/nature10679)
- <span id="page-6-2"></span>[3] H. Lu and A. Seabaugh, "Tunnel field-effect transistors: State-of theart," *IEEE J. Electron Devices Soc.*, vol. 2, no. 4, pp. 44–49, Jul. 2014, doi: [10.1109/JEDS.2014.2326622.](http://dx.doi.org/10.1109/JEDS.2014.2326622)
- <span id="page-6-3"></span>[4] S. Salahuddin and S. Datta, "Use of negative capacitance to provide voltage amplification for lowpower nanoscale devices," *Nano Lett.*,
- <span id="page-6-4"></span>vol. 8, no. 2, pp. 405–410, Dec. 2007, doi: [10.1021/nl071804g.](http://dx.doi.org/10.1021/nl071804g)<br>
[5] K.-S. Li et al., "Sub-60mV-swing negative-capacitance FinFET<br>
without hysteresis," in *IEDM Tech. Dig.*, Washington, DC, USA,<br>
Dec. 2015, pp. 620–623, doi
- <span id="page-6-5"></span>[6] K. Gopalakrishnan, P. B. Griffin, and J. D. Plummer, "I-IMOS: A novel semiconductor device with a subthreshold slope lower than kT/q," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2002, pp. 289–292, doi: 10.1109/IEDM.2002.1175835.
- <span id="page-6-6"></span>Z. Lu et al., "Realizing super-steep subthreshold slope with conventional FDSOI CMOS at low-bias voltages," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2010, pp. 16.6.1–16.6.3, doi: [10.1109/IEDM.2010.5703377.](http://dx.doi.org/10.1109/IEDM.2010.5703377)
- <span id="page-6-7"></span>[8] T.-J. K. Liu *et al.*, "Prospects for MEM logic switch technology," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2010, pp. 424–427, doi: 10.1109/IEDM.2010.5703386.
- <span id="page-6-8"></span>[9] A. Padilla, C. W. Yeung, C. Shin, C. Hu, and T.-J. K. Liu, "Feedback FET: A novel transistor exhibiting steep switching behavior at low bias voltages," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2008, pp. 171–174, doi: [10.1109/IEDM.2008.4796643.](http://dx.doi.org/10.1109/IEDM.2008.4796643)
- <span id="page-6-9"></span>[10] Q. Huang, R. Huang, Y. Pan, S. Tan, and Y. Wang, "Resistive-gate field-effect transistor: A novel steep-slope device based on a metalinsulator-metal-oxide gate stack," *IEEE Electron Device Lett.*, vol. 35, no. 8, pp. 877–879, Aug. 2014, doi: [10.1109/LED.2014.2327219.](http://dx.doi.org/10.1109/LED.2014.2327219)
- <span id="page-6-10"></span>[11] J. Ida *et al.*, "Super steep subthreshold slope PN-body tied SOI FET with ultra low drain voltage down to 0.1V," in *IEDM Tech. Dig.*, Washington, DC, USA, Dec. 2015, pp. 624–627, doi: 10.1109/IEDM.2015.7409761.
- <span id="page-6-12"></span>[12] T. Yoshida, J. Ida, T. Horii, M. Okihara, and Y. Arai, "Super steep subthreshold slope PN-body tied SOI FET's of ultra low<br>drain voltage=0.1 V with body bias below 1.0V," in *Proc. IEEE S3S Conf.*, Burlingame, CA, USA, Oct. 2016, pp. 1–3,
- <span id="page-6-13"></span>doi: [10.1109/S3S.2016.7804395.](http://dx.doi.org/10.1109/S3S.2016.7804395) [13] T. Mori *et al.*, "Diode characteristics of a super-steep subthreshold slope PN-body tied SOI-FET for energy harvesting applications," *IEEE J. Electron Devices Soc.*, vol. 6, pp. 565–570, 2018,
- <span id="page-6-11"></span>[14] T. Mori, J. Ida, S. Inoue, and T. Yoshida, "Characterization of hysteresis in SOI-based super-steep subthreshold slope FETs," *IEICE Trans. Electron.*, vol. E101-C, no. 5, pp. 334–337, May 2018, doi: [10.1587/transele.E101.C.334.](http://dx.doi.org/10.1587/transele.E101.C.334)
- <span id="page-6-15"></span><span id="page-6-14"></span>[15] *HyENEXSS Ver. 5.5 User's Manual*, SELETE, Japan, 2011.
- [16] D. Ueda, K. Takeuchi, M. Kobayashi, and T. Hiramoto, "Optimizing MOS-gated thyristor using voltage-based equivalent circuit model for designing steep-subthreshold-slope PN-body-tied silicon-on-insulator
- <span id="page-6-16"></span>FET," *Jpn. J. Appl. Phys.*, vol. 57, no. 4S, pp. 1–6, Mar. 2018, doi: [10.7567/JJAP.57.04FD06.](http://dx.doi.org/10.7567/JJAP.57.04FD06)<br>[17] A. A. Salman, S. G. Beebe, M. Emam, M. M. Pelella, and D. E. Ioannou, "Field effect diode (FED): A novel device for ESD pr *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2006, pp. 1–4, doi: [10.1109/IEDM.2006.346971.](http://dx.doi.org/10.1109/IEDM.2006.346971)
- <span id="page-6-17"></span>[18] J. Wan, C. L. Royer, A. Zaslavsky, and S. Cristoloveanu, "A systematic study of the sharp-switching  $Z^2$ -FET device: From mechanism to modeling and compact memory applications," *Solid-State Electron.*, vol. 90, pp. 2–11, Dec. 2013, doi: [10.1016/j.sse.2013.02.060.](http://dx.doi.org/10.1016/j.sse.2013.02.060) vol. 90, pp. 2–11, Dec. 2013, doi: [0.1016/j.sse.2013.02.060.<br>[19] W. Schwarzenbach, C. Malaquin, F. Allibert, G. Besnard, and
- <span id="page-6-18"></span>B.-Y. Nguyen, "Systematic evaluation of SOI buried oxide reliability for partially depleted and fully depleted applications," in *Proc. IEEE S3S Conf.*, Rohnert Park, CA, USA, Oct. 2015, pp. 1–3, doi: [10.1109/S3S.2015.7333496.](http://dx.doi.org/10.1109/S3S.2015.7333496)



**TAKAYUKI MORI** received the B.E. and M.E. degrees in electrical engineering and electronics from the Kanazawa Institute of Technology, Ishikawa, Japan, in 2012 and 2014, respectively. From 2014 to 2017, he was with Toshiba Corporation Storage and Electronic Devices Solutions Company, where he was engaged with the development and mass production of the NAND flash memory. He is currently a Researcher with the Kanazawa Institute of Technology. His research interests include

ultralow power devices and RF energy harvesting.



**JIRO IDA** (M'07) received the B.S., M.S., and Ph.D. degrees in applied physics from the University of Tokyo, Tokyo, Japan, in 1981, 1983, and 1998, respectively.

From 1985 to 2009, he was with OKI Electric Industry Company, Ltd., where he led the Research and Development of CMOS logic devices and integrations, and FD-SOI technology. He joined the Kanazawa Institute of Technology in 2009, where he has been a Professor with the Department of Electrical and Electronic Engineering. His current

research areas cover ultralow power devices, RF energy harvesting, and interface evaluation.

Prof. Ida served as a Japan Process Integration and Device Structure (PIDS) Leader and a Japan PIDS Member of the International Technology Roadmap for Semiconductors, as a Program Committee Member and a Conference Secretary of the VLSI Technology Symposium, a Program Committee Member of the IEEE SOI Conference, a SOI Subcommittee Member of the Compact Model Council, and as an Education Committee Member and a Technical Program Committee Member of the IEEE EDTM.