

Received 25 May 2018; revised 20 July 2018 and 6 August 2018; accepted 7 September 2018. Date of publication 13 September 2018;  
date of current version 1 October 2018. The review of this paper was arranged by Editor K. Shenai.

Digital Object Identifier 10.1109/JEDS.2018.2869776

# High-Performance LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs With 850-V 0.98-mΩ·cm<sup>2</sup> for Power Device Applications

HUAN-CHUNG WANG<sup>ID 1</sup>, FRANKY JUANDA LUMBANTORUAN<sup>ID 1</sup>, TING-EN HSIEH<sup>ID 1</sup>, CHIA-HSUN WU<sup>ID 1</sup>,  
YUEH-CHIN LIN<sup>1</sup>, AND EDWARD YI CHANG<sup>ID 1,2,3 (Fellow, IEEE)</sup>

<sup>1</sup> Department of Materials Science and Engineering, National Chiao Tung University, Hsinchu 300, Taiwan

<sup>2</sup> Department of Electronic Engineering, National Chiao Tung University, Hsinchu 300, Taiwan

<sup>3</sup> International College of Semiconductor Technology, National Chiao Tung University, Hsinchu 300, Taiwan

CORRESPONDING AUTHOR: E. Y. CHANG (e-mail: edc@mail.nctu.edu.tw)

This work was supported in part by the Ministry of Science and Technology, Taiwan, under Grant MOST 106-2221-E-009-092, and in part by the National Chung-Shan Institute of Science and Technology, Taiwan, under Grant NCSIST-104-V412 (107).

**ABSTRACT** We demonstrate the electrical performances of the quaternary InAlGaN/GaN MIS-HEMTs with high quality SiN<sub>x</sub> gate dielectric and surface passivation layer deposited by low pressure chemical vapor deposition (LPCVD) at 780 °C. Excellent LPCVD-SiN<sub>x</sub>/InAlGaN interface and SiN<sub>x</sub> film quality were obtained, resulting in very high output current density, a very small threshold voltage hysteresis and steep subthreshold slope. The LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMT device exhibited high on/off current ratio, large gate voltage swing, high breakdown voltage, and very low dynamic on-resistance ( $R_{ON}$ ) degradation, meaning effective current collapse suppression compared to the plasma enhanced chemical vapor deposition -SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs. The corresponding specific on-resistance ( $R_{ON,sp}$ ) for LPCVD-SiN<sub>x</sub> device was as low as 0.98 mΩ·cm<sup>2</sup>, yielding a high figure of merit of 737 MW/cm<sup>2</sup>. These results demonstrate a great potential of the LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs for high-power switching applications.

**INDEX TERMS** InAlGaN/GaN, MIS-HEMT, LPCVD, SiN<sub>x</sub>, figure of merit.

## I. INTRODUCTION

InAlGaN/GaN high electron mobility transistors (HEMTs) have attracted much attention owing to the combination of AlGaN and InAlN to form a quaternary barrier layer (InAlGaN), which provides a narrower immiscibility gap. High electron mobility and high two-dimension electron gas (2DEG) density in the channel were obtained due to much stronger spontaneous polarization and ultrathin barrier layer [1]–[3]. Therefore, lattice-matched InAlGaN barrier HEMTs have been extensively studied as alternatives to the conventional AlGaN/GaN HEMTs for RF and millimeter-wave power applications [4]–[6].

Despite the excellent properties, excessive gate leakage current remains a challenge for the development of InAlGaN/GaN HEMTs due to the strong polarization-induced electric field in the InAlGaN barrier [7]–[9]. The

high gate leakage degrades the output power efficiency and the breakdown voltage of the devices. In addition, the current collapse increases the dynamic ON-resistance ( $R_{ON}$ ), which leads to the potential instability of the devices. Thus, the high quality gate dielectric and effective surface passivation become important issues for GaN power devices.

Silicon nitride films deposited by plasma enhanced chemical vapor deposition (PECVD) [10], plasma enhanced atomic layer deposition (PEALD) [11] or *in-situ* grown by metal-organic chemical vapor deposition (MOCVD) [12] have been widely used as the gate dielectrics for the GaN MIS-HEMTs. Recently, several studies report that the high quality SiN<sub>x</sub> film grown by low pressure chemical vapor deposition (LPCVD) at high deposition temperature (>600 °C) is free of plasma-induced damages and can be used as gate dielectric and passivation layer for GaN HEMT devices

since the LPCVD-SiN<sub>x</sub> film has high thermal stability and excellent electric strength [13]–[17].

In this study, we use LPCVD-SiN<sub>x</sub> film as gate dielectric and passivation layer prior-to-ohmic process for the InAlGaN/GaN MIS-HEMTs fabrication. The performances of these devices are compared to the performances of the InAlGaN/GaN MIS-HEMT devices with PECVD-SiN<sub>x</sub> passivation films.

## II. DEVICE FABRICATION


The quaternary InAlGaN/GaN heterostructure was grown by MOCVD on a sapphire substrate. Trimethylindium (TMIn), trimethylaluminum (TMAI), trimethylgallium (TMGa), and ammonia (NH<sub>3</sub>) were used as the precursors for In, Al, Ga, and N, respectively. The epitaxial structure consisted of a 4-nm InAlGaN barrier layer, a 1-nm AlN spacer, a 2.5-μm Fe-doped GaN buffer layer, and a 120-nm AlN nucleation layer. Hall measurements at room temperature revealed a 2DEG sheet charge density of  $1.7 \times 10^{13}$  cm<sup>-2</sup> and an electron mobility of 1600 cm<sup>2</sup>/V·s, resulting in a sheet resistance of 210 Ω/square.

LPCVD-SiN<sub>x</sub> layer was deposited on the wafer first before the ohmic and gate metal depositions for the MIS-HEMT fabrication. Prior to the device fabrication, the epitaxial wafer was cleaned by a standard RCA treatment and subsequently loaded into the LPCVD chamber. A 20-nm LPCVD-SiN<sub>x</sub> film was deposited as the gate dielectric and passivation layer at the temperature of 780 °C and the pressure of 180 mTorr with a dichlorosilane (SiH<sub>2</sub>Cl<sub>2</sub>) flow of 67 sccm and an ammonia (NH<sub>3</sub>) flow of 200 sccm, yielding a deposition rate of 4 nm/min. After ICP dry etching of the LPCVD-SiN<sub>x</sub> film in the source and drain contact regions, Ti/Al/Ni/Au (20/120/25/100 nm) ohmic contact was formed by the electron beam evaporation and lift-off process, followed by rapid thermal annealing (RTA) at 850 °C for 30 s in N<sub>2</sub> ambient. The contact resistance was 0.45 Ω·mm as extracted by the transfer length method (TLM). Planar device isolation was achieved by multi-energy nitrogen ion implantation. The gate electrode was formed by depositing Ni/Au (50/300 nm) and lift-off process. The InAlGaN/GaN MIS-HEMTs with 20-nm PECVD-SiN<sub>x</sub> gate dielectric were also fabricated on the same epitaxial wafer for performance comparison. The PECVD-SiN<sub>x</sub> was deposited at the temperature of 300 °C after ohmic contact formation. A dilute HF (1:10) wet cleaning and an *in-situ* N<sub>2</sub> plasma pretreatment were performed before the PECVD-SiN<sub>x</sub> gate dielectric deposition [10], [18].

Fig. 1(a) shows the cross-sectional view of the fabricated InAlGaN/GaN MIS-HEMT. The gate-to-drain spacing L<sub>GD</sub>, gate-to-source spacing L<sub>GS</sub>, gate length L<sub>G</sub>, and gate width W<sub>G</sub> were 15 μm, 3 μm, 2 μm, and 25 μm, respectively.

## III. RESULT AND DISCUSSION


The surface morphology of the quaternary InAlGaN/GaN heterostructure was characterized by atomic force microscopy (AFM) over a  $5 \times 5 \mu\text{m}^2$  scan region, as



**FIGURE 1.** (a) Schematic cross-sectional view of the InAlGaN/GaN MIS-HEMT with 20-nm SiN<sub>x</sub> as gate insulator. (b) AFM image of the surface morphology of the InAlGaN/GaN film. The scan area is  $5 \times 5 \mu\text{m}^2$ .

**TABLE 1.** Characteristics of InAlGaN/GaN Structure After Different Surface Passivation.

Passivation	w/o	PECVD-SiN <sub>x</sub>	LPCVD-SiN <sub>x</sub>
R <sub>SH</sub> (Ω/sq.)	210	227	194
μ (cm <sup>2</sup> /V·s)	1600	1620	1650




**FIGURE 2.** Gate leakage current of the Schottky-gate InAlGaN/GaN HEMT, PECVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs and LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs.

shown in Fig. 1(b). The atomic steps were observed on the InAlGaN surface [5] and the root-mean-square (RMS) roughness was 0.35 nm with no surface pits, indicating high quality of InAlGaN barrier layer.

The influences of PECVD-SiN<sub>x</sub> passivation and LPCVD-SiN<sub>x</sub> passivation on the sheet resistance ( $R_{SH}$ ) and mobility ( $\mu$ ) of InAlGaN/GaN structure were investigated. Table 1 lists the characteristics of InAlGaN/GaN structure after different surface passivation. For the InAlGaN/GaN structure with LPCVD-SiN<sub>x</sub> passivation, both the  $R_{SH}$  and  $\mu$  were improved, proving the benefits of LPCVD-SiN<sub>x</sub> passivation for InAlGaN/GaN structure.

Fig. 2 compares the gate leakage currents under both reverse and forward gate biases for the Schottky-gate InAlGaN/GaN HEMT, PECVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs and LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs. As results, MIS-HEMTs exhibited great effects on suppressing leakage current, compared with Schottky-gate




**FIGURE 3.** DC characteristics of the PECVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs and LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs.

HEMTs. Especially, LPCVD-SiN<sub>x</sub> MIS-HEMTs showed more reduction in the gate leakage current at both reverse ( $I_G \sim 2 \times 10^{-6}$  mA/mm at  $V_{GS} = -30$  V) and forward ( $I_G \sim 8.7 \times 10^{-7}$  mA/mm at  $V_{GS} = 10$  V) bias regions, which is mainly due to the larger barrier height. Besides, the forward gate breakdown voltage of LPCVD-SiN<sub>x</sub> MIS-HEMTs was 23.5 V, indicating that LPCVD-SiN<sub>x</sub> has better quality and higher electric field strength compared to the PECVD-SiN<sub>x</sub> [19].


Fig. 3 shows the DC output characteristics of the PECVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs and LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs. The devices with LPCVD-SiN<sub>x</sub> gate dielectric exhibited a much higher  $I_{DS,max}$  of 1.1 A/mm with a lower specific ON-resistance ( $R_{ON,sp}$ ) of 0.98 mΩ·cm<sup>2</sup>. The specific ON-resistance is determined using the following equation:  $R_{ON,sp} = R_{ON} \times W_G (L_{SD} + 2 \times 1.5\mu\text{m})$ , where  $R_{ON}$  is extracted at a current level of 200 mA/mm when  $V_{GS} = 2$  V from the output curves,  $W_G$  is gate width, and  $L_{SD}$  is source-drain spacing. The transfer length for each ohmic contact is 1.5 μm for calculating the device effective active area. This performance is much better than the MIS-HEMTs with PECVD-SiN<sub>x</sub> gate dielectric ( $I_{DS,max} = 760$  mA/mm and  $R_{ON,sp} = 1.46$  mΩ·cm<sup>2</sup>).

Fig. 4 shows the transfer characteristics of the fabricated devices in the semilog scale with  $V_{DS}$  of 10 V, where the gate voltage was up-sweep from -18 V to 2 V and down-sweep from 2 V to -18 V. The LPCVD-SiN<sub>x</sub> devices exhibit very small threshold hysteresis ( $\Delta V_{TH}$ ) of ~70 mV, low sub-threshold slope (SS) of ~65 mV/dec and high  $I_{ON}/I_{OFF}$  ratio in the order of  $\sim 10^9$ , suggesting that LPCVD-SiN<sub>x</sub>/InAlGaN has better interface quality and lower leakage due to the LPCVD-SiN<sub>x</sub> gate dielectric. These performances are also much better than the reported AlGaN/GaN and InAlN/GaN device data. Further improvement could be achieved by using *in-situ* pre-deposition plasma nitridation process for the LPCVD-SiN<sub>x</sub> deposition [17].

To investigate the PECVD-SiN<sub>x</sub>/InAlGaN and LPCVD-SiN<sub>x</sub>/InAlGaN interface quality, capacitance-voltage ( $C-V$ ) measurements were performed on the MIS diode with




**FIGURE 4.** Transfer characteristics of the PECVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs and LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs.




**FIGURE 5.** C-V characteristics of (a) the PECVD-SiN<sub>x</sub>/InAlGaN/GaN MIS diode and (b) the LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS diode with frequencies varying from 1 kHz to 1 MHz.

different frequencies varying from 1 kHz to 1 MHz at room temperature, as shown in Fig. 5 (a) and (b). In Fig. 5 (b), a smaller frequency dispersion and a steeper  $C-V$  curve for LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS diode can be observed, indicating the gate dielectric/barrier layer interface has low interface trap density.

The dynamic  $R_{ON}$  is generally used to examine the trapping effects caused by the surface and interface states in the GaN device structure. Therefore, the dynamic  $R_{ON}$  can be used to investigate the effectiveness of the passivation. The measurement setup is similar to the previous report [20]. The Agilent B1505A power device analyzer system was used to investigate the dynamic switching characteristics of the InAlGaN/GaN MIS-HEMT devices with high drain voltage. First, the device was turned off with 3 s hold time at stress voltage ( $V_{stress}$ ), while the gate bias was set at  $V_{GS} = -18$  V. Then, the device was turned ON at  $V_{GS} = 1$  V and  $V_{DS} = 1$  V. The ON-state resistance was sampled at the end of 0.1 s to calculate the dynamic  $R_{ON}$ . The switching time was set to be 20 μs by Agilent High Voltage / High Current Switch component. As results shown in Fig. 6, the two samples exhibited similar dynamic  $R_{ON}$  when the OFF-state drain bias stress ( $V_{stress}$ ) was below 120 V; however, they started to show large difference when the  $V_{stress}$  exceeded 120 V. The dynamic  $R_{ON}$  increased only 1.34 times at the  $V_{stress}$  of 400 V for the LPCVD-SiN<sub>x</sub> MIS-HEMT device,



**FIGURE 6.** The normalized dynamic  $R_{ON}$  of PECVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs and LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs with OFF-state drain bias stress voltage ( $V_{stress}$ ) up to 400 V.




**FIGURE 7.** Three terminal OFF-state breakdown characteristics of the PECVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs and LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs.


suggesting that the high quality of gate dielectric and passivation layer can effectively suppress the current collapse.

The three-terminal OFF-state breakdown characteristics of the fabricated InAlGaN/GaN MIS-HEMTs are shown in Fig. 7. It can be observed that the breakdown voltage (BV) improved and the leakage current was lower for the device with LPCVD-SiN<sub>x</sub> film compared to the device with PECVD-SiN<sub>x</sub> film. For the LPCVD-SiN<sub>x</sub> MIS-HEMTs device, the BV of 850 V at a leakage current of 1  $\mu$ A/mm was achieved, yielding a high figure of merit (FOM) =  $BV^2/R_{ON,sp}$  of 737 MW/cm<sup>2</sup>. In Fig. 8, the specific ON-resistance versus breakdown voltage data of the PECVD-SiN<sub>x</sub> passivated and LPCVD-SiN<sub>x</sub> passivated MIS-HEMTs devices were plotted and benchmarked with other reported AlGaN/GaN MIS-HEMTs and InAlN/GaN MIS-HEMTs data. It can be clearly observed that the fabricated LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs with  $L_{GD} = 15 \mu\text{m}$  exhibited much better performances than other reported GaN MIS-HEMT devices.

The microstructure of the LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMT is characterized with high-resolution transmission electron microscopy (TEM). The high-angle annular dark-field scanning transmission electron microscopy (HAADF-STEM) image in Fig. 9(a) shows the cross section of LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs in the gate



**FIGURE 8.** Benchmark of specific ON-resistance and breakdown voltage for GaN-based MIS-HEMTs with different barrier layers. The star marked data represent the fabricated PECVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs and LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs with  $L_{GD} = 15 \mu\text{m}$  in this study.



**FIGURE 9.** (a) Cross-section HAADF-STEM of the LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs in the gate region. (b) Cross-section TEM micrograph of the LPCVD-SiN<sub>x</sub>/InAlGaN/GaN interface marked in the red square of (a). (c) Corresponding TEM-EDX line scan of the LPCVD-SiN<sub>x</sub>/InAlGaN/GaN interface.

region. From this micrograph, we can confirm that the thickness of LPCVD-SiN<sub>x</sub>, InAlGaN barrier layer, and AlN spacer were 20 nm, 4 nm, and 1 nm, respectively. Fig. 9(b) shows the TEM micrograph of the LPCVD-SiN<sub>x</sub>/InAlGaN/GaN stack, and a sharp interface between the LPCVD-SiN<sub>x</sub> and InAlGaN barrier layer has been obtained. In addition, the continuous crystalline structure maintains well-ordered

without obvious defects at the LPCVD-SiN<sub>x</sub>/InAlGaN interface, indicating LPCVD-SiN<sub>x</sub> passivates the dangling bonds on InAlGaN surface [26]. The energy dispersive x-ray spectroscopy (EDX) line scan was performed across the LPCVD-SiN<sub>x</sub>/InAlGaN/GaN interface, as shown in Fig. 9(c). The composition of oxygen-contaminated at the LPCVD-SiN<sub>x</sub>/InAlGaN interface is revealed to be less than 5%, indicating the InAlGaN surface was effectively protected by LPCVD-SiN<sub>x</sub> during the critical processes such as ohmic contact annealing [14].

#### IV. CONCLUSION


The LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMT device fabricated in this study shows a remarkable enhancement on the electrical performances compared to the InAlGaN/GaN MIS-HEMT with conventional PECVD-SiN<sub>x</sub> passivation. Besides, the performance of LPCVD-SiN<sub>x</sub> device is also much better than that reported data of AlGaN/GaN or InAlN/GaN devices. Excellent bulk and interface properties of the LPCVD-SiN<sub>x</sub> film were achieved, resulting in high drain current density and a very small threshold voltage hysteresis for the devices. The fabricated LPCVD-SiN<sub>x</sub> MIS-HEMTs exhibited improvements in on/off current ratio, leakage current, gate voltage swing, breakdown voltage, and dynamic  $R_{ON}$ . Thus, the LPCVD-SiN<sub>x</sub>/InAlGaN/GaN MIS-HEMTs are extremely promising for the new generation of power electronic applications.

#### REFERENCES

- [1] T. Lim *et al.*, "Compositional variation of nearly lattice-matched InAlGaN alloys for high electron mobility transistors," *Appl. Phys. Lett.*, vol. 96, no. 25, 2010, Art. no. 252108, doi: [10.1063/1.3456561](https://doi.org/10.1063/1.3456561).
- [2] G. Naresh-Kumar *et al.*, "Multicharacterization approach for studying InAl(Ga)N/Al(Ga)N/GaN heterostructures for high electron mobility transistors," *AIP Adv.*, vol. 4, no. 12, Dec. 2014, Art. no. 127101, doi: [10.1063/1.4903227](https://doi.org/10.1063/1.4903227).
- [3] F. Medjdoub *et al.*, "High electron mobility in high-polarization sub-10 nm barrier thickness InAlGaN/GaN heterostructure," *Appl. Phys. Exp.*, vol. 8, no. 10, 2015, Art. no. 101001, doi: [10.7567/APEX.8.101001](https://doi.org/10.7567/APEX.8.101001).
- [4] R. Wang *et al.*, "Quaternary barrier InAlGaN HEMTs with  $f_T/f_{max}$  of 230/300 GHz," *IEEE Electron Device Lett.*, vol. 34, no. 3, pp. 378–380, Mar. 2013, doi: [10.1109/LED.2013.2238503](https://doi.org/10.1109/LED.2013.2238503).
- [5] K. Makiyama *et al.*, "Collapse-free high power InAlGaN/GaN-HEMT with 3 W/mm at 96 GHz," in *IEDM Tech. Dig.*, Washington, DC, USA, Dec. 2015, pp. 9.1.1–9.1.4, doi: [10.1109/IEDM.2015.7409659](https://doi.org/10.1109/IEDM.2015.7409659).
- [6] R. Aubry *et al.*, "ICP-CVD SiN passivation for high-power RF InAlGaN/GaN/SiC HEMT," *IEEE Electron Device Lett.*, vol. 37, no. 5, pp. 629–632, May 2016, doi: [10.1109/LED.2016.2540164](https://doi.org/10.1109/LED.2016.2540164).
- [7] S. Turuvekeri *et al.*, "Gate leakage mechanisms in AlGaN/GaN and AlInN/GaN HEMTs: Comparison and modeling," *IEEE Trans. Electron Devices*, vol. 60, no. 10, pp. 3157–3165, Oct. 2013, doi: [10.1109/TED.2013.2272700](https://doi.org/10.1109/TED.2013.2272700).
- [8] K. Zhang, C. Kong, J. Zhou, Y. Kong, and T. Chen, "High-performance enhancement-mode Al<sub>2</sub>O<sub>3</sub>/InAlGaN/GaN MOS high-electron mobility transistors with a self-aligned gate recessing technology," *Appl. Phys. Exp.*, vol. 10, no. 2, 2017, Art. no. 024101, doi: [10.7567/APEX.10.024101](https://doi.org/10.7567/APEX.10.024101).
- [9] F. Lumbantoruan *et al.*, "Analysis of leakage current mechanism for Ni/Au Schottky contact on InAlGaN/GaN HEMT," *Phys. Status Solidi A*, vol. 215, no. 7, Apr. 2018, Art. no. 1700741, doi: [10.1002/pssa.201700741](https://doi.org/10.1002/pssa.201700741).
- [10] S.-C. Liu *et al.*, "GaN MIS-HEMTs with nitrogen passivation for power device applications," *IEEE Electron Device Lett.*, vol. 35, no. 10, pp. 1001–1003, Oct. 2014, doi: [10.1109/LED.2014.2345130](https://doi.org/10.1109/LED.2014.2345130).
- [11] W. Choi, O. Seok, H. Ryu, H.-Y. Cha, and K.-S. Seo, "High-voltage and low-leakage-current gate recessed normally-off GaN MIS-HEMTs with dual gate insulator employing PEALD-SiN<sub>x</sub>/RF-sputtered-HfO<sub>2</sub>," *IEEE Electron Device Lett.*, vol. 35, no. 2, pp. 175–177, Feb. 2014, doi: [10.1109/LED.2013.2293579](https://doi.org/10.1109/LED.2013.2293579).
- [12] H. Jiang *et al.*, "Investigation of *in situ* SiN as gate dielectric and surface passivation for GaN MISHEMTs," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 832–839, Mar. 2017, doi: [10.1109/TED.2016.2638855](https://doi.org/10.1109/TED.2016.2638855).
- [13] M. Hua *et al.*, "GaN-based metal-insulator-semiconductor high-electron-mobility transistors using low-pressure chemical vapor deposition SiN<sub>x</sub> as gate dielectric," *IEEE Electron Device Lett.*, vol. 36, no. 5, pp. 448–450, May 2015, doi: [10.1109/LED.2015.2409878](https://doi.org/10.1109/LED.2015.2409878).
- [14] X. Wang *et al.*, "Robust SiN<sub>x</sub>/AlGaN interface in GaN HEMTs passivated by thick LPCVD-grown SiN<sub>x</sub> layer," *IEEE Electron Device Lett.*, vol. 36, no. 7, pp. 666–668, Jul. 2015, doi: [10.1109/LED.2015.2432039](https://doi.org/10.1109/LED.2015.2432039).
- [15] Z. Zhang *et al.*, "Studies on high-voltage GaN-on-Si MIS-HEMTs using LPCVD Si<sub>3</sub>N<sub>4</sub> as gate dielectric and passivation layer," *IEEE Trans. Electron Devices*, vol. 63, no. 2, pp. 731–738, Feb. 2016, doi: [10.1109/TED.2015.2510445](https://doi.org/10.1109/TED.2015.2510445).
- [16] Z. Liu *et al.*, "Investigation of the interface between LPCVD-SiN<sub>x</sub> gate dielectric and III-nitride for AlGaN/GaN MIS-HEMTs," *J. Vac. Sci. Technol. B, Microelectron. Process. Phenom.*, vol. 34, no. 4, 2016, Art. no. 041202, doi: [10.1116/1.4944662](https://doi.org/10.1116/1.4944662).
- [17] Z. Zhang *et al.*, "AlGaN/GaN MIS-HEMTs of very-low  $V_{th}$  hysteresis and current collapse with *in-situ* pre-deposition plasma nitridation and LPCVD-Si<sub>3</sub>N<sub>4</sub> gate insulator," *IEEE Electron Device Lett.*, vol. 38, no. 2, pp. 236–239, Feb. 2017, doi: [10.1109/LED.2016.2636136](https://doi.org/10.1109/LED.2016.2636136).
- [18] S.-C. Liu *et al.*, "Effective surface treatment for GaN metal-insulator-semiconductor high-electron-mobility transistors using HF plus N<sub>2</sub> plasma prior to SiN passivation," *Jpn. J. Appl. Phys.*, vol. 55, no. 1S, Nov. 2015, Art. no. 01AD06, doi: [10.7567/JJAP.55.01AD06](https://doi.org/10.7567/JJAP.55.01AD06).
- [19] A. Stoffel, A. Kovács, W. Kronast, and B. Müller, "LPCVD against PECVD for micromechanical applications," *J. Micromech. Microeng.*, vol. 6, no. 1, pp. 1–13, Mar. 1996, doi: [10.1088/0960-1317/6/1/001](https://doi.org/10.1088/0960-1317/6/1/001).
- [20] T.-E. Hsieh *et al.*, "Gate recessed quasi-normally off Al<sub>2</sub>O<sub>3</sub>/AlGaN/GaN MIS-HEMT with low threshold voltage hysteresis using PEALD AlN interfacial passivation layer," *IEEE Electron Device Lett.*, vol. 35, no. 7, pp. 732–734, Jul. 2014, doi: [10.1109/LED.2014.2321003](https://doi.org/10.1109/LED.2014.2321003).
- [21] S.-C. Liu *et al.*, "Effective passivation with high-density positive fixed charges for GaN MIS-HEMTs," *IEEE J. Electron Devices Soc.*, vol. 5, no. 3, pp. 170–174, May 2017, doi: [10.1109/JEDS.2017.2669100](https://doi.org/10.1109/JEDS.2017.2669100).
- [22] M. Tao *et al.*, "Characterization of 880 V normally off GaN MOSHEMT on silicon substrate fabricated with a plasma-free, self-terminated gate recess process," *IEEE Trans. Electron Devices*, vol. 65, no. 4, pp. 1453–1457, Apr. 2018, doi: [10.1109/TED.2018.2808345](https://doi.org/10.1109/TED.2018.2808345).
- [23] H.-S. Lee *et al.*, "3000-V 4.3-mΩ·cm<sup>2</sup> InAlN/GaN MOSHEMTs with AlGaN back barrier," *IEEE Electron Device Lett.*, vol. 33, no. 7, pp. 982–984, Jul. 2012, doi: [10.1109/LED.2012.2196673](https://doi.org/10.1109/LED.2012.2196673).
- [24] Q. Zhou *et al.*, "Schottky source/drain InAlN/AlN/GaN MISHEMT with enhanced breakdown voltage," *IEEE Electron Device Lett.*, vol. 33, no. 1, pp. 38–40, Jan. 2012, doi: [10.1109/LED.2011.2172972](https://doi.org/10.1109/LED.2011.2172972).
- [25] K. B. Lee *et al.*, "Enhancement-mode metal-insulator-semiconductor GaN/AlInN/GaN heterostructure field-effect transistors on Si with a threshold voltage of +3.0 V and blocking voltage above 1000 V," *Appl. Phys. Exp.*, vol. 8, no. 3, Feb. 2015, Art. no. 036502, doi: [10.7567/APEX.8.036502](https://doi.org/10.7567/APEX.8.036502).
- [26] X. Qin, H. Dong, J. Kim, and R. M. Wallace, "A crystalline oxide passivation for Al<sub>2</sub>O<sub>3</sub>/AlGaN/GaN," *Appl. Phys. Lett.*, vol. 105, no. 14, Oct. 2014, Art. no. 141604, doi: [10.1063/1.4897641](https://doi.org/10.1063/1.4897641).



**HUANCHUNG WANG** received the Ph.D. degree from the Department of Materials Science and Engineering, National Chiao Tung University, Hsinchu, Taiwan, in 2018. His research interests mainly focus on GaN power devices for power switching applications.



**FRANKY JUANDA LUMBANTORUAN** is currently pursuing the Ph.D. degree with the Department of Materials Science and Engineering, National Chiao Tung University, Hsinchu, Taiwan. His research interests mainly focus on III-V compound semiconductor material growth and characterization for high-frequency power applications



**YUEH-CHIN LIN** received the Ph.D. degree from the Department of Materials Science and Engineering, National Chiao Tung University, Hsinchu, Taiwan, in 2006, where he is currently a Post-Doctoral Researcher with the Compound Semiconductor Device Laboratory. His research interests include MBE material growth and HEMT device design and fabrication for wireless communication and power application.



**TING-EN HSIEH** received the Ph.D. degree from the Department of Materials Science and Engineering, National Chiao Tung University, Hsinchu, Taiwan, in 2015, where he is currently a Post-Doctoral Researcher. His research interests mainly focus on III-V compound semiconductor power devices.



**CHIA-HSUN WU** is currently pursuing the Ph.D. degree with the Department of Materials Science and Engineering, National Chiao Tung University, Hsinchu, Taiwan. His current research interests include fabrication and reliability assessment on E-mode GaN power devices for power switching applications.

**EDWARD YI CHANG** (F'14) received the Ph.D. degree from the University of Minnesota, Minneapolis, MN, USA, in 1985. He is currently a Senior Vice President with National Chiao Tung University, Hsinchu, Taiwan, where he is also the Dean of the Research and Development and a Distinguished Professor of the Department of Materials Science and Engineering and the Department of Electronics Engineering.

