Received 15 August 2018; accepted 23 August 2018. Date of publication 27 August 2018; date of current version 31 August 2018. The review of this paper was arranged by Editor C. C. McAndrew.

Digital Object Identifier 10.1109/JEDS.2018.2867344

# Simulation Study of a Super-Junction Deep-Trench LDMOS With a Trapezoidal Trench

## JUNJI CHENG<sup>®</sup> (Member, IEEE), PING LI<sup>®</sup>, WEIZHEN CHEN<sup>®</sup>, BO YI<sup>®</sup>, AND XING BI CHEN<sup>®</sup> (Life Senior Member, IEEE)

State Key Laboratory of Electronic Thin Films and Integrated Devices of China, University of Electronic Science and Technology of China, Chengdu 610054, China CORRESPONDING AUTHOR: J. CHENG (e-mail: chengjunji2005@126.com)

This work was supported in part by the Youth Fund of Natural Science Foundation of China under Grant 61604030, and in part by the Open Foundation of State Key Laboratory of Electronic Thin Films and Integrated Devices under Grant KFJJ201612 and Grant KFJJ201708.

**ABSTRACT** A super-junction (SJ) deep-trench (DT) lateral double-diffused metal-oxide-semiconductor transistor improved by tilting the DT sidewalls is proposed. The incline of sidewalls introduces some vertically varying charges into the SJ drift regions on both sides of the DT. Therefore, the adverse effect of the DT on the surface electric field distribution is withstood, and the device can approach an ideal state of charge-balance. Simulation results show compared with a conventional device, which has the same drift region concentration and the same size but the perpendicular sidewalls, the proposed device presents a better figure of merit over 2.5 times higher. Besides, a feasible fabrication process for the proposal is presented and discussed.

**INDEX TERMS** Deep-trench, LDMOS, super-junction, power MOSFET, power semiconductor devices.

#### I. INTRODUCTION

It is well-known that the Super-Junction (SJ) technique can improve the electric properties of Lateral Double-diffused MOS (LDMOS) [1], [2]. However, since the traditional LDMOS in a lateral form relies on a large cell pitch to sustain surface voltage, the benefit brought by SJ is limited. This has been addressed by the Deep-Trench (DT) technique, in which a DT filled with dielectric is utilized to sustain most of the surface voltage [3]–[7]. Because the critical electric field of dielectric is much higher than that of silicon, the cell pitch is greatly curtailed. To further optimize the DT-LDMOS by SJ, a design concept of variation-vertical-doping (VVD) is proposed [8]. It aims to overcome the adverse impacts of the capacitive DT, and promotes the device into an ideal state of charge-balance. However, the process to realize the VVD is complex and costly.

In this paper, a design concept of tilting the DT sidewalls is proposed for the SJ-DT-LDMOS. The simulation results show that, by incline of sidewalls, the adverse effect of the DT is withstood, and the charge-balance is approached. Moreover, compared with the sophisticated process to realize the VVD, the process for the proposal can be practical.

### **II. STRUCTURE AND THEORY**

Fig. 1(a) and (b) show the conventional and proposed devices, respectively. At the top of them, there are electrodes of Gate (G), Source (S), and Drain (D). Between S and D, a DT filled with dielectric curtails the cell pitch. Beside the DT, two SJ regions, which consist of two pairs of  $n^-$  and  $p^-$  pillars, act as the drift regions, and are connected by an  $n^-$  layer at the bottom of the DT. Below the  $n^-$  layer, a p-substrate is linked to S.

In Fig. 1(a), when the device is off, the electric flux emitted by the depleted  $n^-$  pillar is absorbed by the depleted  $p^-$  pillar. If we provisionally ignore the impact of the DT, when the doping concentrations of the two pillars are equal, the absorption of electric flux would be sufficient, even though all the pillars are heavily doped. In this case, the drift regions can act as intrinsic regions to sustain a breakdown voltage (*BV*) as high as possible and, meanwhile, present an on-resistance as low as possible. This is the well-known

2168-6734 © 2018 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications\_standards/publications/rights/index.html for more information.



**FIGURE 1.** (a) Conventional SJ-DT-LDMOS with perpendicular sidewalls. (b) Proposed SJ-DT-LDMOS with a trapezoidal trench.

state of charge-balance in the SJ devices. However, the DT is narrow, and would form a big capacitance with plates of the left  $p^-$  and the right  $n^-$  pillars. At the top of the DT, the voltage across the capacitance equals BV, and at the DT bottom, it is small (due to the  $n^-$  layer is not SJ but is doped as heavily as the  $n^-$  pillar). Hence, the capacitive DT inevitably induces plenty of charges with vertically varying distribution into the adjacent pillars, which break the charge-balance.

To address that, it is proposed to tilt the DT sidewalls, as shown in Fig. 1(b). The incline of sidewalls broadens the adjacent pillars and accordingly introduces some vertically varying charges beside the DT. If these charges meet the requirement of the DT capacitance, they can protect the SJ drift regions, and make them approach the charge-balance.

#### **III. OPTIMIZATION AND COMPARISON**

The devices are optimized and compared by simulation with a tool of MEDICI. The models, which are commonly used in the simulation of power devices, include FLDMOB, CONMOB, SRFMOB2, CONSRH and IMPACT.I. The comprehensive utilization of these models has been proved to be valid to make the simulation results agree well with the experimental results [4], [9]–[11]. Besides, a widely used Figure of Merit (*FOM*), which equals the square of the breakdown voltage divided by the specific on-resistance ( $R_{on, sp}$ ), is adopted to evaluate the device performance [5].  $R_{on, sp}$  is simulated when the gate voltage is 10 V and the on-state voltage drop between D and S is 0.5 V. For an impartial comparison, the devices are allocated the same size and the same drift region concentration.

First, the tilted width at the surface of the proposed device, as well as  $w_{i(y=0)}$ , is optimized based on a rough calculation. More specifically, if we ignore the small voltage across the bottom of the DT, when the device is charge-balanced, the



**FIGURE 2.** Optimization for the (a) conventional and (b) proposed devices. The compared devices have the same drift region concentration of  $8 \times 10^{15}$  cm<sup>-3</sup>, and the same sizes of  $w = h_2 = 1.5 \ \mu$ m,  $w_t = 7 \ \mu$ m,  $h_1 = 15.5 \ \mu$ m,  $h_3 = 43 \ \mu$ m. By linearly tilting the DT with  $w_{i(y=0)} = 1.5 \ \mu$ m, the proposed device achieves a considerably improved breakdown voltage and *FOM*.

integral concentration of the charges induced by the capacitive DT  $(D_{1(y)})$  can be inferred by referring to [8]. The difference  $(\Delta D_{(y)})$  between  $D_{1(y)}$  and that introduced by the slope  $(D_{2(y)})$  is:

$$\Delta D_{(y)} = D_{1(y)} - D_{2(y)} = \frac{\varepsilon_0 \varepsilon_t (BV) (h_1 - y)}{q (w_t - 2w_{i(y)}) h_1} - N_0 w_{i(y)} \quad (1)$$

where  $\varepsilon_0$  is the vacuum permittivity;  $\varepsilon_t$  is the relative dielectric permittivity; q is the electron charge;  $N_0$  is the concentration of the drift region;  $w_t$ ,  $w_{i(y)}$ ,  $h_1$  and y have been marked in Fig. 1(b).

According to (1), to reduce  $\Delta D_{(y)}$  as far as possible,  $w_{i(y)}$  should be non-linearly varied with y. But a non-linear sidewall is difficult to control in the Deep Reactive Ion Etching (DRIE) process, which is usually used for etching DT [12]. Therefore, the sidewalls are set to vary with y linearly, and the optimized value of  $w_{i(y=0)}$  to get the minimum



**FIGURE 3.** Comparison of the potential distribution between the (a) conventional and (b) proposed devices, when they are both at the moment of critical breakdown. The potential contours (20 V/div) in the drift region are distributed more uniform in the proposed device than in the conventional one.

 $\Delta D_{(y=0)}$  is solved as:

$$\begin{cases} \text{if } w_{t} = \sqrt{8A}, \text{ when } w_{i(y=0)} = \frac{w_{t} - \sqrt{w_{t}^{2} - 8A}}{4}, \Delta D_{(y=0)} = 0\\ \text{if } w_{t} < \sqrt{8A}, \text{ when } w_{i(y=0)} = \frac{w_{t} - \sqrt{2A}}{2}, \Delta D_{(y=0)} \text{ is minimum} \end{cases}$$
(2)

where  $A = \varepsilon_0 \varepsilon_t (BV) / qN_0$ .

The dielectric filled in the DT can be various materials [4], [8], [13]–[14]. In this paper, the PolyTetraFluoroEthylene (PTFE) with " $\varepsilon_t = 2$ " is employed as an example. After putting the other specific values of " $\varepsilon_0 = 8.854 \times 10^{-12}$  F/m", " $w_t = 7 \ \mu$ m", "BV = 650 V", " $N_0 = 8 \times 10^{15}$  cm<sup>-3</sup>" and " $q = 1.602 \times 10^{-19}$  C" into (2), " $w_{i(y=0)} \approx 1.38 \ \mu$ m" is calculated. Finally, through some fine-tuning in simulation,  $w_{i(y=0)} = 1.5 \ \mu$ m is selected.

Then, the p-substrate concentration  $(N_{p-sub})$  is optimized for both of the devices. It is easy to understand that, to make the most of the bilateral drift regions, they had better sustain the approximate voltages when the device is in breakdown. During the turn-off, as soon as the  $n^{-}$  layer is completely depleted, its potential will be clamped, and the voltage sustained by the left drift region will be roughly fixed. After that, further increased reverse voltage is mostly sustained by the right drift region. As  $N_{p-sub}$  greatly impacts the depletion of the n<sup>-</sup> layer, it should be optimized for better device performance. As indicated in Fig. 2, the conventional device, with an optimized  $N_{p-sub}$  of  $2.5 \times 10^{14}$  cm<sup>-3</sup>, presents a maximum BV of 466 V and a maximum FOM of 7.04 MW/cm<sup>2</sup>. The proposed one, with an optimized  $N_{p-sub}$  of  $2.0 \times 10^{14}$  cm<sup>-3</sup>, presents a maximum BV of 688 V and a maximum FOM of 17.71 MW/cm<sup>2</sup>. Namely, through the incline of the sidewalls, the FOM is improved over 2.5 times, and is higher than that of 11.4 MW/ cm<sup>2</sup> obtained by the previously published result [5].

Fig. 3 compares the potential distribution in the drift region when the devices are both facing breakdowns. The



**FIGURE 4.** Comparisons of the electric field and the potential distributed (a) at  $x = 1.5 \ \mu m$  as well as along the left drift region and (b) at  $x = 11.5 \ \mu m$  as well as along the right drift region. The proposed device presents flatter electric field distribution and more linear potential distribution than the conventional one.

distribution in the proposed device is more uniform than that in the conventional one. To get a more evident view, the distributions of the electric field and the potential, along  $x = 1.5 \ \mu m$  and  $x = 11.5 \ \mu m$ , are shown in Fig. 4(a) and (b), respectively. Distinctly, the proposed device presents flatter electric field distribution, as well as more linear potential distribution, in both of the bilateral drift regions. These comparisons mean the proposed device is much more approaching to the charge-balanced state.

#### **IV. PROCESS AND DISCUSSION**

A process flow to fabricate the proposed device is showed in Fig. 5 (a) to (e). First, based on a wafer in (a), a round of epitaxy and ion-implantation is performed to form the  $n^-$  layer, as shown in (b). Next, to get the SJ region, the multistep epitaxies and implantations are executed in (c). Then, a trapezoidal DT is etched and filled in (d). Finally, some processes compatible with the common CMOS technology are implemented to form the active region in (e). In the prior art of using VVD to gain the charge-balance, the step (d) should be replaced by (f) [8]. By using multistep



FIGURE 5. (a) - (e) Key processes for the proposed device. In (d), the trapezoidal DT is etched and filled. Compared with the prior art of using VVD to gain the charge-balance, which relies on multistep implantations with different angles as shown in (f), the process for the proposal is more feasible.

angle-implantations, the charges with suitable distribution can also be introduced in both of the left  $p^-$  and right  $n^-$  pillars. But in (f), the sidewall is required to be perfectly vertical, which is demanding in practice. Moreover, to ensure both of the pillars get VVD likewise, the implantations had to be symmetrically repeated, which are complex and costly [15]. It should be noted that although the process for the proposal can be more practical, the process control to tilt the sidewall and to fill the DT in the step (d) is significant. Some discussions concerning these two issues are expounded.

For the DT etching, the process of DRIE is recommended, which has been also used in VVD [8]. DRIE is an extension



**FIGURE 6.** Impact of the sidewall-angle deviation on the (a) *BV* and (b) *FOM*, where  $\theta_1$  and  $\theta_2$  are marked in Fig. 5(d). When the angles independently vary within (84° ± 1°), the device has the *BV*  $\geq$  600 V and *FOM*  $\geq$  13.7 MW/cm<sup>2</sup>.

of the well-known Reactive Ion Etching (RIE) technique. Its mechanism is using the repeated RIE and sidewall passivation to get a trench with high aspect ratio. Moreover, by tailoring the balance between deposition and erosion, the sidewall-angle can be tailored over a wide range, from positive to negative, meanwhile with high accuracy [16]. In 1998, RIE was already able to etch a trench with the aspect ratio of 30, while the sidewall-angle is varying within  $\pm 1^{\circ}$  [17]. In 2010, DRIE improved the aspect ratio up to 50, with more uniform sidewall-angle (varying within  $\pm 0.3^{\circ}$ ) [16]. In the proposed device, the trench aspect ratio is less than 4, and the standard sidewall-angle is 84°. These parameters are able to be realized by the existing DRIE technique. Assuming the trench may be asymmetrically etched within a wide deviation range of  $84\pm1^{\circ}$ , as well as the left and right sidewall-angles  $(\theta_1 \text{ and } \theta_2 \text{ marked in Fig. 5(d)})$  are different, the device still presents an acceptable performance in simulation, as shown in Fig. 6. Thus, DRIE is able to meet the requirement of trench etching for the proposal.



**FIGURE 7.** Impact of the void in the DT on the *BV*. In the simulation, the relative permittivity of the keyhole-shaped void is defined to be one. When the void approaches the surface more, or its area ( $S_{void}$ ) is increased, the *BV* is decreased. But even when the distance between the void-top and the surface is only 1.1  $\mu$ m, and the  $S_{void}$  reaches 16  $\mu$ m<sup>2</sup>, the *BV* is larger than 670 V. The attached picture displays the potential distribution at this situation (20V/div).

To fill the DT well, the High Density Plasma Chemical Vapor Deposition (HDP-CVD) is suggested. HDP-CVD has been extensively used to deposit dielectric since the 1990s [14]. It mainly relies on the mechanism of synchronized deposition and etching. Specifically, on one hand, the plasma directly contacts the wafer in low pressure to deposit dielectric into the trench. On the other hand, the deposited material around the trench entrance is uninterruptedly removed by argon bombardment to avoid voids. Hence, HDP-CVD has the ability to fill the trench with a complicated shape and high aspect ratio [18]. The speed ratio of deposition to etch  $(r_{d:e})$  is important. If it is increased, the production output will be enhanced, but a void usually with a keyhole shape might be formed due to the blocked entrance. Although the simulation results showed in Fig. 7 illustrate the void has little impact on the BV, it is still a destabilizing factor for manufacturing. Therefore, the  $r_{d:e}$  in the HDP-CVD is usually controlled to be less than 3:1 [19].

#### **V. CONCLUSION**

An improved SJ-DT LDMOS is proposed and studied in simulation. By tilting the DT, the device approaches the charge-balance, and gains a significantly improved relationship between the BV and  $R_{on, sp}$ . Moreover, compared with the prior art of VVD, the process for the proposal is preliminarily demonstrated to be more feasible. Therefore, the proposal is believed to be attractive to researchers in the related field.

#### REFERENCES

[1] D. Disney and Z. J. Shen, "Review of silicon power semiconductor technologies for power supply on chip and power supply in package applications," *IEEE Trans. Power Electron.*, vol. 28, no. 9, pp. 4168–4181, Sep. 2013, doi: 10.1109/TPEL.2013.2242095.

- [2] W. Zhang et al., "Novel superjunction LDMOS (>950 V) with a thin layer SOI," *IEEE Electron Device Lett.*, vol. 38, no. 11, pp. 1555–1558, Nov. 2017, doi: 10.1109/LED.2017.2751571.
- [3] M. Zitouni *et al.*, "A new concept for the lateral DMOS transistor for smart power IC's," in *Proc. ISPSD*, Toronto, ON, Canada, 1999, pp. 73–76, doi: 10.1109/ISPSD.1999.764055.
- [4] L. Theolier *et al.*, "A new junction termination using a deep trench filled with BenzoCycloButene," *IEEE Electron Device Lett.*, vol. 30, no. 6, pp. 687–689, Jun. 2009, doi: 10.1109/LED.2009.2020348.
- [5] C. Xia *et al.*, "Improvement of SOI trench LDMOS performance with double vertical metal field plate," *IEEE Trans. Electron Devices*, vol. 61, no. 10, pp. 3477–3482, Oct. 2014, doi: 10.1109/TED.2014.2349553.
- [6] J. Park et al., "A proposal of LDMOS using deep trench poly field plate," in Proc. ISPSD, Hong Kong, 2015, pp. 149–152, doi: 10.1109/ISPSD.2015.7123411.
- [7] R. K. Williams *et al.*, "The trench power MOSFET—Part II: Application specific VDMOS, LDMOS, packaging, and reliability," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 692–712, Mar. 2017, doi: 10.1109/TED.2017.2655149.
- [8] J. Cheng, W. Chen, and P. Li, "Improvement of deep-trench LDMOS with variation vertical doping for charge-balance super-junction," *IEEE Trans. Electron Devices*, vol. 65, no. 4, pp. 1404–1410, Apr. 2018, doi: 10.1109/TED.2018.2802485.
- [9] MEDICI: Two Dimensional Device Simulation Program, Synopsys Inc., Fremont, CA, USA, 2010.
- [10] J. Cheng and X. Chen, "A novel low-side structure for OPTVLD-SPIC technologically compatible with BiCMOS," in *Proc. ISPSD*, Kanazawa, Japan, 2013, pp. 123–126, doi: 10.1109/ISPSD.2013.6694444.
- [11] W. Yao, G. Gildenblat, C. C. McAndrew, and A. Cassagnes, "Compact model of impact ionization in LDMOS transistors," *IEEE Trans. Electron Devices*, vol. 59, no. 7, pp. 1863–1869, Jul. 2012, doi: 10.1109/TED.2012.2192934.
- [12] K. Vladimirova, J.-C. Crebier, Y. Avenas, and C. Schaeffer, "Single die multiple 600 V power diodes with deep trench terminations and isolation," *IEEE Trans. Power Electron.*, vol. 26, no. 11, pp. 3423–3429, Nov. 2011, doi: 10.1109/TPEL.2011.2145390.
- [13] P. Machetta *et al.*, "PTFE nanoemulsions as ultralow-k dielectric materials," *Mater. Sci. Semicond. Process.*, vol. 5, nos. 2–3, pp. 285–290, Apr./Jun. 2002, doi: 10.1016/S1369-8001(02)00106-3.
- [14] G. Maier, "Low dielectric constant polymers for microelectronics," *Progr. Polym. Sci.*, vol. 26, no. 1, pp. 3–65, Feb. 2001, doi: 10.1016/S0079-6700(00)00043-5.
- [15] S. E. Berberich, A. J. Bauer, L. Frey, and H. Ryssel, "Trench sidewall doping for lateral power devices [ion implantation]," in *Proc. IEEE ESSDERC*, Estoril, Portugal, 2003, pp. 379–382, doi: 10.1109/ESSDERC.2003.1256893.
- [16] F. Laermer, S. Franssila, L. Sainiemi, and K. Kolari, "Deep reactive ion etching," in *Handbook of Silicon Based MEMS Materials* and *Technologies*, V. Lindroos, M. Tilli, A. Lehto, and T. Motooka, Eds. Amsterdam, The Netherlands: Elsevier, 2010, pp. 349–374, doi: 10.1016/C2009-0-19030-X.
- [17] K. Kuehl, S. Vogel, U. Schaber, R. Schafflik, and B. Hillerich, "Advanced silicon trench etching in MEMS applications," in *Proc. SPIE Micromachining Microfabrication Process Technol. IV*, vol. 3511. Santa Clara, CA, USA, Sep. 1998, pp. 97–105, doi: 10.1117/12.324331.
- [18] M. Quirk and J. Serda, Semiconductor Manufacturing Technology. Beijing, China: Publ. House Electron. Ind., 2004, pp. 404–436.
- [19] P. Singer, "The future of dielectric CVD: High-density plasmas?" Semicond. Int., vol. 20, no. 8, pp. 126–134, Jul. 1997.



**JUNJI CHENG** (M'17) received the Ph.D. degree in microelectronics from the University of Electronic Science and Technology of China, Chengdu, China, in 2013, where he is currently with the State Key Laboratory of Electronic Thin Films and Integrated Devices. His current research interests include power device and smart power ICs.



**PING LI** received the B.S. degree from the University of Electronic Science and Technology of China, Chengdu, China, in 2014, where he is currently pursuing the Ph.D. degree in micro-electronics. His current research interest includes power devices.



**BO YI** received the B.E. and Ph.D. degrees from the University of Electronic Science and Technology of China, Chengdu, China, in 2012 and 2017, respectively, where he is currently with the State Key Laboratory of Electronic Thin Films and Integrated Devices. His current research interests include power device and smart power ICs.



**WEIZHEN CHEN** received the B.S. degree from the University of Electronic Science and Technology of China, Chengdu, China, in 2016, where he is currently pursuing the Ph.D. degree in microelectronics. His research interests in semiconductor power devices.



**XING BI CHEN** (LSM'91) received the graduation degree from Tongji University in 1952. He has been with the University of Electronic Science and Technology of China since 1956. He was a Visiting Scholar with Ohio State University in 1980 and University of California, Berkeley, from 1981 to 1982 doing research on power devices. He was also a Visiting Professor with the University of Toronto in 1994 and a Senior Visiting Professor with the University of Wales, Swansea, in 1995. In 1999, he was elected as an Academician by the

Chinese Academy of Sciences.