Received 1 June 2018; revised 20 July 2018; accepted 20 July 2018. Date of publication 16 August 2018; date of current version 31 August 2018. The review of this paper was arranged by Editor L. Zhang.

*Digital Object Identifier 10.1109/JEDS.2018.2862916*

# **Modeling of Carrier Trapping and Its Impact on Switching Performance**

**MITIKO MIURA-[MAT](https://orcid.org/0000-0001-7034-4296)TAUSC[H](https://orcid.org/0000-0002-9244-9539) (Fellow, IEEE), HIDEYUKI KIKUCHIHARA, TAPAS KUMAR MAITI (Member, IEEE), DONDEE NAVARR[O](https://orcid.org/0000-0001-6167-9617) (Member, IEEE), AND HANS JÜRGEN MATTAUSC[H](https://orcid.org/0000-0001-5712-1020) (Senior Member, IEEE)**

> HiSIM Research Center, Hiroshima University, Higashi-Hiroshima 739-8530, Japan CORRESPONDING AUTHOR: M. MIURA-MATTAUSCH (e-mail: mmm@hiroshima-u.ac.jp) The content has been originally presented at EDTM'18 [\[20\]](#page-6-0).

**ABSTRACT** Requirements for compact modeling to predict circuit power loss accurately are the focus of this investigation. Most important is the capturing of the differences between an ideal carrier reaction within the used devices and the reality during circuit operation. For this purpose the carrier trapping/detrapping, which occurs during circuit operation, has to be modeled accurately in addition to the conventional device characteristics. Carrier trapping events prevent device operation according to the ideal carrier dynamics and result in energy losses. It is verified that the influence of the carrier trapping, extracted by dc measurements, is not sufficient. Additionally, the dynamic switching performance must be precisely analyzed to extract the time constants involved in the carrier-trapping events. This is achieved by compact modeling based on solving the complete Poisson equation, which provides a simple and accurate modeling approach.

**INDEX TERMS** Carrier trapping, compact model, circuit simulation, power-loss prediction, carrier dynamics, Poisson equation.

## **I. INTRODUCTION**

The carrier trapping phenomenon during device operation is becoming more serious due to the elevated requirements for high performance applications [\[1\]](#page-6-1). New substrate materials such as SiC and GaN are still suffering from a high crystal-defect density, which is an additional reason for the increasing importance of carrier trapping [\[2\]](#page-6-2)–[\[4\]](#page-6-3). The device aging is a further non-negligible concern caused by the carrier trapping as well. Many investigations have been undertaken to characterize the crystal defects as well as the trapping events [\[5\]](#page-6-4)–[\[11\]](#page-6-5). However, the difficulty is that characterization of the crystal defects is microscopically very complicated. Additionally, the measured microscopic features of the carrier trapping are not always applicable for real circuits due to the individually different operation conditions to which each device is subjected. It is known that the carriers require time to complete the trapping/detrapping events. This required time is called the trap time constant [\[12\]](#page-6-6), [\[13\]](#page-6-7). It has been demonstrated that the power loss is dependent on this trap time constant, and that DC measurements alone cannot reproduce the power loss accurately [\[14\]](#page-6-8), [\[15\]](#page-6-9).

Mostly macroscopic characterizations have been performed to understand the trapping effect of real devices. To predict its influence on circuits, the trapping effect must be incorporated in circuit simulation. Historically, the device aging, which is a result of long-term carrier trapping, is modeled by a threshold voltage shift in combination with a mobility reduction [\[16\]](#page-6-10). However, there exists a gap between the microscopic features of carrier trapping and the macroscopic observations under real device application in circuits. Here, a compact model based on the device-internal potential distribution, obtained by solving the Poisson equation, is combined with the microscopic carriertrapping properties [\[17\]](#page-6-11)–[\[19\]](#page-6-12). The dynamically changing trap density is included in the Poisson equation, which realizes self-consistent inclusion of the dynamic trapping effects during device operation in circuits. It has been demonstrated that the trap density of states and the corresponding traptime constant, which can be extracted from simple *I-V* and



<span id="page-1-0"></span>**FIGURE 1. (a) Schematic of a MOSFET, and (b) its equivalent circuit developed by Meyer [\[20\]](#page-6-0).**

switching-characteristics measurements, provide sufficient information for compact modeling, so that circuit-design reliability can be secured [\[20\]](#page-6-0). In this article the carrier trapping feature is precisely investigated, and its applied voltage dependence is discussed.

#### **II. SWITCHING CHARACTERISTICS OF MOSFETS**

Active devices in circuits utilize their switching function. Fast switching is the target of any device development. As schematically shown in Fig. [1,](#page-1-0) MOSFETs consist of several capacitances and show corresponding current flows [\[21\]](#page-6-13). When a current flows, charges must be stored on these capacitances up to a certain amount, which is determined by the applied bias conditions. During device switching the total charge in the semiconductor substrate is varied according to the bias changes. The charge flow for storing the required amount of the charges is called the displacement current and is observed during the switching time

$$
I(t) = I(V(t)) + \frac{dQ}{dt}
$$
 (1)

These charge/discharge events require time for their completion. The required time is usually called response delay and depends strongly on the fields applied within the device. The involved dynamic carrier reaction is the target, which has to be accurately considered to realize accurate prediction of the power loss in circuits. The observed transient device characteristics is exactly the result of the carrier dynamics happening within the device. The power loss is the required integrated energy [\[22\]](#page-6-14)

$$
Power = \int I(t) \cdot V(t) \mathrm{d}t. \tag{2}
$$

# **III. ORIGINS OF ALL OBSERVED DEVICE FEATURES**

There usually exist many inherent crystal defects either at the insulator/substrate interface or even in the substrate [\[23\]](#page-6-15). The influence of the defects at or near the interface dominates in the MOSFET characteristics. Fig. [2](#page-1-1) shows measured



<span id="page-1-1"></span>**FIGURE 2. (a)** *I***ds-***V***gs comparison of HiSIM calculation results (lines) with measurements (symbols) for two different MOSFETs, (b) transient characteristics, (c) extracted density of states (DOS) [\[17\]](#page-6-11).**

*I-V* characteristics of poly-Si MOSFETs, which suffer from Si grains induced below the gate during the crystallization process [\[24\]](#page-6-16), [\[25\]](#page-6-17). Due to non-homogeneously distributed remaining grain boundaries, the *I-V* characteristics show large variations as can be seen in Fig. [2a](#page-1-1). The switching performance of the depicted two identically-designed devices are quite different as can be seen in Fig. [2b](#page-1-1) [\[17\]](#page-6-11). The crystal defects at the grain boundaries cause carrier trapping during device operation, which results in the current degradation effect. In particular, the device B in Fig. [2a](#page-1-1) shows an enhanced carrier trapping effect. This trapping effect can be modeled by considering the trap density explicitly in the Poisson equation

$$
\nabla^2 \phi = -\frac{q}{\varepsilon_s} \left( p - n + N_{\rm D} - N_{\rm A} - N_{\rm trap} \right) \tag{3}
$$



**FIGURE 3. Potential modification as a function of** *V***gs due to increased trap density** *N***trap as extracted from the SiC-MOSFET measurements.**

<span id="page-2-0"></span>

<span id="page-2-1"></span>**FIGURE 4. Schematic of density of states (DOS) on logarithmic scale as a function of the quasi-Fermi energy** *E***fn measured from the conduction band edge** *E***c.**

where  $N_{trap}$  refers to the trap density, which is mostly trapped at the gate-insulator/substrate interface. By considering  $N_{trap}$ explicitly, the calculated potential values are modified, which is shown in Fig. [3](#page-2-0) as a function of the gate voltage  $V_{gs}$ . This potential change leads to a degradation of the device characteristics such as the mobility or the threshold voltage. Capacitances are determined by charges induced by the potential-distribution change. Therefore the *C-V* characteristics are automatically changed according to the trap-density change.

#### **IV. COMPACT MODELING OF CARRIER TRAPPING**

The trap density of state is simplified by an exponential function as schematically shown in Fig. [4](#page-2-1) [\[26\]](#page-6-18)–[\[28\]](#page-6-19)

$$
N_{\text{trap}} = N_0 \exp\left(\frac{E_f - E_c}{E_s}\right)
$$
  

$$
N_0 = g_c E_s \frac{\frac{kT}{E_s}}{\sin\left(\frac{kT}{E_s}\right)}
$$
(4)

where the conduction band edge and the Fermi level are denoted by  $E_c$  and  $E_f$ , respectively, while  $E_s$  and  $g_c$  are model parameters describing the trap-state density. Since *E*<sup>f</sup> is a function of  $V_{gs}$ , the trap-state density detected by the given *V*gs is changed as depicted schematically in Fig. [5.](#page-2-2) This property is exploited to extract the trap density of states from either measured *I-V* or 1/*f*-noise characteristics [\[18\]](#page-6-20).



<span id="page-2-2"></span>**FIGURE 5. Schematic relationship between the trap-density distribution** and the energy bending in the bulk, as induced by  $V_{\varphi S}$ .

The correct capturing of the  $V_{\text{gs}}$ -dependent  $N_{\text{trap}}$  is important to reproduce measured *I-V* aging characteristics, as shown in Fig. [6.](#page-3-0) Fig. [6a](#page-3-0) verifies that the aging is not reduced to a simple parallel shift of the *I-V* characteristics. Fig. [6b](#page-3-0) shows the extracted density of states at different energy levels under different stress conditions and durations, as a function of the accumulated *I*sub that is induced by the stress conditions times their durations [\[18\]](#page-6-20), [\[19\]](#page-6-12). The origin for the carrier trapping is the carrier energy obtained from the induced fields due to the applied  $V_{ds}$  and  $V_{gs}$ . The  $V_{ds}$ fields result in so-called hot carrier (HC) trapping and the  $V_{gs}$ fields are the origin for the bias-temperature instability (BTI) effect [\[29\]](#page-6-21)–[\[31\]](#page-7-0). The HC trapping is written as a function of the substrate current, which is a measure of the hot-electron amount. The BTI effect is written as a function of  $E_{\text{ox}}$ . The  $V_{gs}$ -dependence of  $E_f$  leads to a  $V_{gs}$  dependence of the aging as seen in Fig. [6a](#page-3-0). The temperature dependence of  $N_{trap}$  is also described as shown in Fig. [7.](#page-3-1)

Two switching characteristics due to different capture cross-section values are obtained by 2D-device numerical simulation and are compared in Fig. [8](#page-3-2) [\[32\]](#page-7-1). These results reveal that not only the trap density but also the capture cross-section is an important physical quantity to characterize the switching performance, as can be clearly seen in Fig. [8c](#page-3-2). For the compact modeling purposes, we introduced the trap time constant  $\tau_d$  [\[17\]](#page-6-11)

<span id="page-2-3"></span>
$$
\tau_{\rm d} = \frac{A}{n \cdot v_{\rm th, n} \cdot \sigma} \tag{5}
$$

where *A*, *n*,  $v_{th,n}$ , and  $\sigma$  are a model parameter, the carrier density, the thermal voltage, and the capture cross section, respectively. Eq. [\(5\)](#page-2-3) incorporates the trap-property changes resulting from changed bias conditions or temperatures. Consequently, just two physical quantities (density of states (DOS) and  $\tau_d$ ) are sufficient to describe the trap-effect features under any operation condition. The dynamically increasing trap density, as depicted in Fig. [6,](#page-3-0) is included into the Poisson equation together with the inherent traps,



<span id="page-3-0"></span>**FIGURE 6. (a) Comparison of measured** *I-V* **aging characteristics under different stress conditions and durations, (b) extracted trap densities from the measured results shown in Fig. [6a](#page-3-0) [\[18\]](#page-6-20).**



<span id="page-3-1"></span>**FIGURE 7. (a) Comparison of measured temperature dependence of** *I*<sub>ds</sub> - *V*<sub>gs</sub> to simulation results with HiSIM\_HV\_SiC (*V*<sub>ds</sub> = 10V), and (b) the **temperature dependence of** *N***trap. Temperature dependence of** *N***trap is calculated using eqs. (4) and (5) [\[14\]](#page-6-8).**

and is solved iteratively to preserve the model consistency. Here, the trap time constant is explicitly considered as

$$
N_{\text{trap}}\left(t_{i}\right) = N_{\text{trap}}\left(t_{i-1}\right) + \frac{\Delta t}{\Delta t + \tau_{d}}\left[N_{\text{trap},\text{steady}}\left(V\left(t_{i}\right)\right) - N_{\text{trap}}\left(t_{i-1}\right)\right]
$$
\n
$$
\tag{6}
$$

which is the same treatment as for the non-quasi-static effect modeling of the carrier transit delay as demon-strated in Fig. [9,](#page-3-3) where  $N_{trap, steady}$  ( $V(t_i)$ ) is the value under the steady-state condition of the bias condition



<span id="page-3-2"></span>**FIGURE 8. 2D-device simulation results, (a) studied trap density of states and (b) transient current characteristics with two different capture cross sections [\[17\]](#page-6-11).**



<span id="page-3-3"></span>**FIGURE 9. Transient features of the trap density** *N***trap according to the switching condition of** *V***gs.**

at *t*<sup>i</sup> [\[33\]](#page-7-2), [\[34\]](#page-7-3). Different time constants for trapping and detrapping  $(\tau_c \text{ and } \tau_e)$  are important to reproduce the frequency dependence of the switching response. The  $\tau_c$ and  $\tau_e$  values are strongly dependent on temperature as well as bias condition applied [\[12\]](#page-6-6), [\[35\]](#page-7-4). Though measured results by Ralls *et al.* [\[35\]](#page-7-4) are under different conditions from the conventional operation condition, it has been demonstrated that the time constant difference can be easily order of magnitude different. Our observation shows that the difference could be easily the two order of magnitude [\[36\]](#page-7-5). Since carriers require time for being trapped/detrapped ( $\tau_c$  /  $\tau_e$ ), the trapped-carrier density does not immediately reach the value determined by the DOS, but remains at a much lower level during fast switching (see Fig. [9\)](#page-3-3).

The compact carrier-trapping model has been implemented into the industry-standard MOSFET model HiSIM [\[37\]](#page-7-6),



<span id="page-4-0"></span>**FIGURE 10. (a) Model implementation into HiSIM, and (b) convergence features, which happen during circuit simulation iteration [\[31\]](#page-7-0), where A∼D are MOSFETs in the studied circuit.**

according to the scheme shown in Fig. [10](#page-4-0) (left side). As can be seen in Fig. [10](#page-4-0) (right side), the trap density is selfconsistently determined during circuit simulation. By using the developed model, DC and AC measurements are well reproduced as demonstrated in Figs. [2](#page-1-1) and [11.](#page-4-1) The difference observed for the two devices shown in Fig. [2,](#page-1-1) are correctly modeled by the  $N_{trap}$  and trap-time constant differences. Fig. [11c](#page-4-1) demonstrates that a fast switching (short rise time *t*rise) results in a large current peak. This is because the carrier trapping events are not completed during the *V*gs increase but continue until a stable amount of trapped charge is reached [\[17\]](#page-6-11). Therefore, the switching measurement provides the information about the trap-time constant. Fig. [12](#page-4-2) shows the long-term aging phenomenon together with the trapping/detrapping effect under repeated switching operation [\[31\]](#page-7-0). It is seen that the on/off switching reduces the threshold voltage shift drastically in comparison to the DC stress, because detrapping event happen during switchoff status. This is closer to the reality under the real circuit operation.



<span id="page-4-1"></span>**FIGURE 11. (a) Comparison of measured transient drain currents for two different pulse frequencies (10Hz and 10kHz) to those simulated with HiSIM [\[18\]](#page-6-20). (b) Trap density change as a function of time under the two pulse frequencies. (c) Comparison of rise time dependence in switching characteristics, where symbols are measurements and lines are HiSIM results.**



<span id="page-4-2"></span>**FIGURE 12. Simulation results comparing DC and pulse conditions as a function of stress duration [\[30\]](#page-7-7).**

### **V. CARRIER TRAPPING EFFECT ON CIRCUITS**

Fig. [13](#page-5-0) shows a DC fitted result of a SiC device, where the measurements verify very strongly degraded *I-V* characteristics in the subthreshold region, which is attributed to the trapping effect [\[14\]](#page-6-8). The trap density is extracted from the *I-V* measurements as shown in Fig. [13b](#page-5-0). Fig. [14](#page-5-1) depicts the test circuit to verify the developed model. Fig. [15](#page-5-2) compares the corresponding measured switching characteristics



**FIGURE 13. (a) Comparison of measured** *I***ds-***V***gs characteristics to simulation results with and without trap model, and (b) trap density of states (DOS) applied for the calculation. I, II, and III refer to [\[38\]](#page-7-8)–[\[40\]](#page-7-9), respectively.**

<span id="page-5-0"></span>

<span id="page-5-1"></span>**FIGURE 14. Test circuit used for model evaluation of a SiC-MOSFET [\[14\]](#page-6-8).**



<span id="page-5-2"></span>**FIGURE 15. Comparison of HiSIM results (solid) to measurements (dashed) during (a) switching-on of a test circuit for a SiC-MOS, and (b) switching-off.**

with model results. To reproduce these measurements, the trap-time constants are extracted, which turn out to be different for the carrier trapping  $(\tau_c)$  and for the carrier detrapping  $(\tau_e)$ . Fig. [16](#page-5-3) compares the switching results with and without traps. Since the extracted  $\tau_e$  is much longer than that of  $\tau_c$ , no difference between the cases with/without traps is observed during the switching-off, which mean that the switching speed is much faster than the time required for detrapping.

By using the developed model, the switching loss can be accurately calculated as verified in Fig. [17.](#page-5-4) It is seen that the switching loss becomes larger for higher carrier trapping.



**FIGURE 16. Comparison of simulation results during switching-on with traps (solid) and without traps (dashed).**

<span id="page-5-3"></span>

<span id="page-5-4"></span>**FIGURE 17. Comparison of simulation results for switching-on loss to measurements with traps and without traps.**



<span id="page-5-5"></span>**FIGURE 18. Parameter extraction steps for accurate prediction of the power loss in circuits.**

# **VI. DISCUSSION**

The goal for circuit simulation is to predict circuit performances accurately, and especially the power loss is an urgent task. To realize accurate prediction, compact modeling is getting more complicated. In spite of the model complexity the model parameter extraction must be done

correctly. Usually measured phenomena are written by simplified model equations with model parameters. Therefore, the model parameters can be extracted with the designated measurements together with the designed device parameter values. Conventionally, *I-V* characteristics together with AC measurements have been used for the extraction. However, accurate prediction of the power loss requires carrier-trap consideration. Therefore it is recommended to extract in steps. The first step is to extract DC-level parameters and then switching measurements are used for the time constants as summarized in Fig. [18.](#page-5-5) Namely, the DC condition is so specific, that it is actually never observed in real circuit operations. Therefore, the trap density required in the simulation of the *I-V* characteristics is not necessarily the value required for the real circuit operation. This concludes that it is hard to predict the power loss accurately without measured switching performances. Practically, the trap density is reduced during improvements of the fabrication processes, which results in an improvement of the power loss. Consequently, monitoring of the transient device features is suggested as an important addition to the usual monitoring of the threshold voltage.

#### **VII. CONCLUSION**

Important features of compact modeling for a new era device and circuit design were discussed. The focus was given on the accurate prediction of the power loss in circuits. It has been demonstrated that reproduction of *I-V* characteristics is not sufficient, but that the transient carrier dynamics must be modeled additionally based on the underlying physics. Here, a compact model for this purpose was proposed by solving the Poisson equation together with the trap density. Though the trap density can be extracted by the *I-V* measurements, the trap-time constant has to be additionally extracted with the measured switching performance. The developed compact model is applicable both for rather shortterm dynamically generated traps and also for long-term trapping events which are the origin of the device aging.

### **ACKNOWLEDGMENT**

The authors gratefully acknowledge STARC for long-tern support. Sincere thanks are expressed to Rohm, ams, and Fujitsu for sharing their knowledge about device aging. The authors would like to acknowledge also CMC for its evaluations and evocations of important device problems.

#### <span id="page-6-1"></span>**REFERENCES**

- [1] S. Mahato, P. De Wit, E. Maricau, and G. Gielen, "Offset measurement method for accurate characterization of BTI-induced degradation in opamps," in *Proc. 19th IEEE Int. Conf. Electron. Circuits Syst. (ICECS)*, 2012, pp. 661–664.
- <span id="page-6-2"></span>[2] G. Meneghesso, M. Meneghini, A. Chini, G. Verzellesi, and E. Zanoni, "Trapping and high field related issues in GaN power HEMTs," in *Proc. Electron Devices Meeting (IEDM)*, Dec. 2014, pp. 17.5.1–17.5.4.
- [3] G. Longobardi *et al.*, "The dynamics of surface donor traps in AlGaN/GaN MISFETs using transient measurements and TCAD modeling," in *IEDM Tech. Dig.*, 2014, pp. 430–433.
- <span id="page-6-3"></span>[4] A. Moens *et al.*, "Intrinsic reliability assessment of 650V rated AlGaN/GaN based power devices: An industry perspective," *ECS Trans.*, vol. 72, no. 4, pp. 65–76, 2016.
- <span id="page-6-4"></span>[5] P. M. Lenahan, "Atomic scale defects involved in MOS reliability problems," *Microelectron. Eng.*, vol. 69, nos. 2–4, pp. 173–181, 2003.
- [6] P. J. Caplan, E. H. Poindexter, B. E. Deal, and R. R. Razouk, "ESR centers, interface states, and oxide fixed charge in thermally oxidized silicon wafers," *J. Appl. Phys.*, vol. 50, no. 9, pp. 5847–5854, 1979.
- [7] M. Bina *et al.*, "Predictive hot-carrier modeling of n-channel MOSFETs," *IEEE Trans. Electron Devices*, vol. 61, no. 9, pp. 3103–3110, Sep. 2014.
- [8] V. Huard, M. Denais, and C. Parthasarathy, "NBTI degradation: From physical mechanisms to modeling," *Microelectron. Rel.*, vol. 46, no. 1, pp. 1–23, 2006.
- [9] M. A. Alam, H. Kufluoglu, D. Varghese, and S. Mahapatra, "A comprehensive model for PMOS NBTI degradation: Recent progress," *Microelectron. Rel.*, vol. 47, no. 6, pp. 853–862, 2007.
- [10] T. L. Tewksbury and H.-S. Lee, "Characterization, modeling, and minimization of transient threshold voltage shifts in MOSFET's," *IEEE J. Solid-State Circuits*, vol. 29, no. 3, pp. 239–252, Mar. 1994.
- <span id="page-6-5"></span>[11] B. Tudor *et al.*, "An accurate MOSFET aging model for 28 nm integrated circuit simulation," *Microelectron. Rel.*, vol. 52, no. 8, pp. 1565–1570, 2011.
- <span id="page-6-6"></span>[12] V. Huard, "Two independent components modeling for negative bias temperature instability," in *Proc. IRPS*, 2010, pp. 33–42.
- <span id="page-6-7"></span>[13] T. Grasser *et al.*, "A two-stage model for negative bias temperature instability," in *Proc. IEEE IRPS*, 2009, pp. 33–42.
- <span id="page-6-8"></span>[14] Y. Tanimoto *et al.*, "Power-loss prediction of high-voltage SiC-MOSFET circuits with compact model including carrier-trap influence," *IEEE Trans. Power Electron.*, vol. 31, no. 6, pp. 4509–4516, Jun. 2016.
- <span id="page-6-9"></span>[15] T. Mizoguchi et al., "Analysis of GaN-HEMTs switching characteristics for power applications with compact model including parasitic contributions," in *Proc. ISPSD*, Jun. 2016, pp. 267–270.
- <span id="page-6-10"></span>[16] Y. Cao *et al.*, "Cross-layer modeling and simulation of circuit reliability," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 33, no. 1, pp. 8–22, Jan. 2014.
- <span id="page-6-11"></span>[17] Y. Oodate *et al.*, "Compact modeling of the transient carrier trap/detrap characteristics in polysilicon TFTs," *IEEE Trans. Electron Devices*, vol. 62, no. 3, pp. 862–868, Mar. 2015.
- <span id="page-6-20"></span>[18] H. Tanoue et al., "Compact modeling of dynamic MOSFET degradation due to hot-electrons," *IEEE Trans. Device Mater. Rel.*, vol. 17, no. 1, pp. 52–58, Mar. 2017.
- <span id="page-6-12"></span>[19] M. Miura-Mattausch *et al.*, "Compact modeling of dynamic trap density evolution for predicting circuit-performance aging," *Microelectron. Rel.*, vol. 80, pp. 164–175, Jan. 2018.
- <span id="page-6-0"></span>[20] M. Miura-Mattausch, H. Kikuchihara, D. Navarro, and H. J. Mattausch, "Modeling of carrier trapping and its impact on switching performance," in *Proc. IEEE Elect. Devices Technol. Manuf. Conf.*, Tobe, Japan, 2018, pp. 28–30.
- <span id="page-6-13"></span>[21] J. E. Meyer, "MOS models and circuit simulation," *RCA Rev.*, vol. 32, no. 3, pp. 42–63, 1971.
- <span id="page-6-14"></span>[22] B. J. Baliga, *Fundamentals of Power Semiconductor Devices*. New York, NY, USA: Springer, 2008.
- <span id="page-6-15"></span>[23] S. A. Jauss, S. Schwaiger, W. Daves, S. Noll, and O. Ambacher, "Charge trapping in gate-drain access region of AlGaN/GaN MIS-HEMTs after drain stress," in *Proc. ESSDERC*, 2015, pp. 56–59.
- <span id="page-6-16"></span>[24] S. Jyumonji et al., "Optimum light intensity distribution for growing large Si grains by phase-modulated excimer-laser annealing," *Jpn. J. Appl. Phys.*, vol. 43, no. 2, pp. 739–744, Feb. 2004.
- <span id="page-6-17"></span>[25] C. A. Dimitriadis, D. H. Tassis, and N. A. Economou, "Determination of bulk states and interface states distributions in polycrystalline silicon thin-film transistors," *J. Appl. Phys.*, vol. 74, no. 4, pp. 2919–2924, Aug. 1993.
- <span id="page-6-18"></span>[26] T. Leroux, "Static and dynamic analysis of amorphous-silicon fieldeffect transistors," *Solid-State Electron.*, vol. 29, no. 1, pp. 47–58, Jan. 1986.
- [27] S. Miyano, Y. Shimizu, T. Murakami, and M. Miura-Mattausch, "A surface potential based poly-Si TFT model for circuit simulation," in *Proc. SISPAD*, Sep. 2008, p. 373.
- <span id="page-6-19"></span>[28] D. Sugiyama, "Modeling of drain current in TFT with carrier trapping," M.S. thesis, Dept. Grad. School Adv. Sci., Hiroshima Univ., Higashihiroshima, Japan, Mar. 2011.
- <span id="page-6-21"></span>[29] H. Küflüoglu and M. A. Alam, "A generalized reaction-diffusion model with explicit H–H2 dynamics for negative-bias temperatureinstability (NBTI) degradation," *IEEE Trans. Electron Devices*, vol. 54, no. 5, pp. 1101–1107, May 2007.
- <span id="page-7-7"></span>[30] T. Grasser and B. Kaczer, "Evidence that two tightly coupled mechanisms are responsible for negative bias temperature instability in oxynitride MOSFETs," *IEEE Trans. Electron Devices*, vol. 56, no. 5, pp. 1056–1062, May 2009.
- <span id="page-7-0"></span>[31] C. Ma et al., "Universal NBTI compact model for circuit aging simulation under any stress conditions," *IEEE Trans. Device Mater. Rel.*, vol. 14, no. 3, pp. 818–825, Sep. 2014.
- <span id="page-7-2"></span><span id="page-7-1"></span>[32] *ATLAS User's Manual*, Silvaco Inc., Santa Clara, CA, USA, 2014.
- [33] N. Nakayama et al., "A self-consistent non-quasi static MOSFET model for circuit simulation based on transient carrier response," *Jpn. J. Appl. Phys.*, vol. 42, no. 4B, pp. 2132–2136, Apr. 2003.
- <span id="page-7-3"></span>[34] D. Navarro *et al.*, "A carrier-transit-delay-based nonquasi-static MOSFET model for circuit simulation and its application harmonic distortion analysis," *IEEE Trans. Electron Devices*, vol. 53, no. 9, pp. 2025–2034, Sep. 2006.
- <span id="page-7-4"></span>[35] K. S. Ralls *et al.*, "Discrete resistance switching in submicrometer silicon inversion layers: Individual interface traps and low-frequency (1/F) noise," *Phys. Rev. Lett.*, vol. 52, no. 3, pp. 228–231, 1984.
- <span id="page-7-5"></span>[36] A. Toda et al., "Transient history effect in SOI-MOSFET and its compact modeling," in *Proc. 9th Int. Workshop Compact Model.*, Sydney, NSW, Australia, 2012, pp. 29–32.
- <span id="page-7-6"></span>[37] *HiS1M2 3.0.0 User's Manual*. Accessed: Apr. 24, 2017. [Online]. Available: http://home.hiroshima-u.ac.jp/usdl/HiSIM2.html
- <span id="page-7-8"></span>[38] T. Karino et al., "Effect of post-deposition annealing on 4H-SiC MIS property by thermal CVD method using tetraethylorthosilicate," in *Proc. 22nd Meeting SiC Related Semicond.*, Dec. 2013, pp. 156–157.
- [39] H. Yoshioka *et al.*, "Evaluation of interface states in SiC MOS," in *Proc. 22nd Meeting SiC Related Semicond.*, Dec. 2013, pp. 40–41.
- <span id="page-7-9"></span>[40] M. Okamoto et al., "4H-SiC MOSFET fabricated by H<sub>2</sub> rich wet reoxidation," in *Proc. 22nd Meeting SiC Related Semicond.*, Dec. 2013, pp. 19–20.



**MITIKO MIURA-MATTAUSCH** (M'96– SM'00–F'07) received the D.Sc. degree from Hiroshima University, Japan.

She has been a Professor with<br>iroshima University since 1996, where Hiroshima University since 1996, she was leading the Ultra-Scaled Device Laboratory and HiSIM Research Center.



**TAPAS KUMAR MAITI** (M'16) received the Ph.D. degree in engineering from Jadavpur University, Kolkata, India, in 2009.

He was a Post-Doctoral Fellow with McMaster University, Hamilton, ON, Canada, for two years. He was a Researcher for three years and an Assistant Professor for two years with the HiSIM Research Center, Hiroshima University, Japan, where he has been an Associate Professor since 2017.



**DONDEE NAVARRO** received the Ph.D. degree in engineering from Hiroshima University, Higashi-Hiroshima, Japan, in 2006.

From 2006 to 2016, he was with SILVACO Japan Company, Ltd., Yokohama, Japan. He is currently an Associate Professor with HiSIM Research Center, Hiroshima University, researching on device models for circuit simulation.



**HIDEYUKI KIKUCHIHARA** was with the CAD Development Group, Oki Electric Industry, in 1974. His main task was focused on the development of the large-scale CAD software of the circuit simulation, logic simulation, fault simulation, timing analysis, and LSI testing. Since 2007, he has been with the HiSIM Research Center, Hiroshima University, Higashi-Hiroshima, Japan, where he is researching on the model development of HiSIM, including the model release and user support.



**HANS JÜRGEN MATTAUSCH** (M'96–SM'00) received the Ph.D. degree from Stuttgart University, Stuttgart, Germany.

He has been a Professor with Hiroshima University, Japan, since 1996, where he is involved in researching on very large scale integration design, nano-electronics, and compact modeling.