

Received 17 May 2018; revised 28 June 2018 and 5 July 2018; accepted 9 July 2018. Date of publication 12 July 2018; date of current version 25 July 2018. The review of this paper was arranged by Editor S. Moshkalev.

Digital Object Identifier 10.1109/JEDS.2018.2855432

# Effects of Fluorine on the NBTI Reliability and Low-Frequency Noise Characteristics of p-MOSFETs

SUNG-KYU KWON<sup>1</sup>, HYUK-MIN KWON<sup>1</sup>, IN-SHIK HAN<sup>2</sup>, JAE-HYUNG JANG<sup>1</sup>, SUN-HO OH<sup>1</sup>,  
HYEONG-SUB SONG<sup>1</sup>, BYOUNG-SEOK PARK<sup>2</sup>, YI-SUN CHUNG<sup>2</sup>, JUNG-HWAN LEE<sup>2</sup>, SI-BUM KIM<sup>2</sup>,  
GA-WON LEE<sup>1</sup>, AND HI-DEOK LEE<sup>1</sup> (Member, IEEE)

<sup>1</sup> Department of Electronics Engineering, Chungnam National University, Daejeon 305-764, South Korea

<sup>2</sup> MagnaChip Semiconductor, Cheongju 361-725, South Korea

CORRESPONDING AUTHOR: H.-D. LEE (e-mail: hdlee@cnu.ac.kr)

This work was supported in part by the Ministry of Trade, Industry & Energy and the Korea's Semiconductor Research Consortium support program for the development of future semiconductor devices under Grant 10067808, and in part by the Basic Science Research Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Science, ICT & Future Planning under Grant NRF-2015M3A7B7045563.

**ABSTRACT** The concurrent effect of fluorine implantation with various energy and dose on reliability and low-frequency noise characteristics of p-MOSFETs was investigated. The  $\Delta V_T$  degradation that represents device lifetime of p-MOSFETs with fluorine implantation under negative-bias temperature instability stress was less than that without fluorine implantation. The device lifetimes were improved as the fluorine implantation energy and dose increase. The power law exponent  $n$  with the fluorine implantation was larger than that without fluorine implantation. This was related to boron diffusion within the gate oxide because the F atoms enhance the diffusivity of the boron. The difference of flicker noise levels between simulation and measurement data at 1 kHz was much greater than that at 10 Hz, which means that F atoms were mainly located near the Si/SiO<sub>2</sub> interface rather than in the bulk oxide. The fluorine implantation reduced the I<sub>D</sub>-RTS noise amplitude, which was believed to contribute to the effective passivation of the dominant traps within the gate oxide. Also, the flicker noise was less dependent on implantation energy. But, flicker noise was reduced with increasing implantation dose. Therefore, fluorine implantation is potentially significant for reducing low-frequency noise as well as improving reliability characteristics.

**INDEX TERMS** Fluorine (F), activation energy (E<sub>a</sub>), negative bias temperature instability (NBTI), low-frequency noise (LFN), random telegraph signal (RTS) noise.

## I. INTRODUCTION

As device dimensions of complementary metal oxide semiconductor field effect transistors (CMOSFETs) are scaled down, the reliability of the gate dielectric and the occurrence of low-frequency noise, which mainly determine the performance of analog mixed-signal (AMS) and radio frequency (RF) circuits, have become important issues [1], [2]. In particular, the allowable amplitude of low frequency noise is expected to become much lower in AMS and RF applications, because the decrease in low-frequency noise is crucial to improving the margin for circuit design. This

allows that an adequate signal-to-noise ratio (SNR) can be maintained, and the minimum input signal of amplifiers can be extended when designing high-performance AMS/RF circuits [2]. Therefore, several research efforts have been undertaken to improve low-frequency noise characteristics in AMS and RF devices [3], [4]. The low-frequency noise has generally been thought to be related to traps near the gate dielectric interface that are caused by various factors such as temperature, doping, impurities, quality of the gate dielectric, *etc.* [2], [4]. Also, thinner gate dielectrics cause many serious reliability problems such as negative-bias temperature

instability (NBTI), interface state generation, *etc.* [4]. Since, both the low frequency noise and the reliability characteristics are related to defects within gate oxide [5]. Therefore, the low-frequency noise has been used as a diagnostic tool for understanding processes and mechanisms affecting device reliability. The low-frequency noise also constitutes a critical technology parameter [6]. It can be used to determine the quality of the gate stack when the sources of the current fluctuations are charge trapping/de-trapping events [7], [8]. To solve these problems, incorporating fluorine (F) into the gate oxide has been suggested and investigated because F atoms that diffuse into the gate dielectric react with the silicon dangling bonds within the gate dielectric, and these passivate the traps at the Si/SiO<sub>2</sub> interface [9]–[13]. Also, Si-F bonds are less likely to be broken than Si-H under electrical and thermal stress because of their higher binding energy [9]–[13]. Although the NBTI reliability and low-frequency noise characteristics realized by incorporating fluorine have been reported separately [12]–[16], there was little report on the concurrent effect of fluorine ion implantation on the NBTI reliability and low-frequency noise. Therefore, the effect of the fluorine on the low frequency, as well as NBTI reliability, needs to be analyzed.

In this paper, hence, the concurrent effects on NBTI reliability and low-frequency noise characteristics caused by incorporating fluorine are investigated by varying the implant dose and energy of fluorine. Moreover, the optimization of the fluorine energy and dose to improve NBTI reliability and low-frequency noise characteristics while minimizing the impact of fluorine on other electrical parameters.

## II. FABRICATION AND EXPERIMENT

P-channel FETs were fabricated using standard 0.18 μm CMOS technology on 8" (100) p-type silicon substrates. Shallow trench isolation (STI), retrograde twin well, and gate oxide processes were applied sequentially. After patterning the poly-Si gate electrode, fluorine was implanted. The dose and energy of fluorine ion implantation were varied to optimize the effect of fluorine incorporation on reliability and low-frequency noise characteristics. The energy (E) was split into E, 1.25E and 1.5E and the dose (D) was split into D, 1.5D and 2D (1.5E means 1.5 times greater energy than E and 2D means 2 times greater dose than D). The implantation energy and dose are expressed as relative magnitudes because the exact condition of implantation cannot be disclosed. The maximum fluorine concentration in the gate oxide was estimated by SIMS measurement to be  $1.0 \times 10^{20}$  atom/cm<sup>3</sup>. Forming gas annealing was applied to all wafers at 400 °C. A device without fluorine ion implantation was also fabricated as a reference. The normalized stress bias ( $V_G - V_T$  where gate voltage,  $V_G$  and threshold voltage,  $V_T$ ) was applied to the gate for the constant stress electric field among the wafers. Because the fluorine incorporation effect causes the slight change in gate oxide thickness as a result of oxygen atoms being released during the Si-F bond formation and re-oxidizing at the Si/SiO<sub>2</sub> interface [10]. The


device lifetimes are defined as the point where the increase of threshold voltage,  $\Delta V_T$  becomes 50 mV. The noise measurement system is consisted of a semiconductor parameter analyzer, a dynamic signal analyzer, and a low noise current preamplifier [17]. The flicker noise characteristics were measured at  $V_D = 1.65V$ , and  $V_G = V_T + 0.4V$ . Then the noise PSD at 100Hz was sampled to compare each split. The RTS noise measurements were carried out in the linear regime at the constant drain voltage  $V_D = 0.1V$  and at the gate voltage where the drain current,  $I_D$  becomes 1μA.

## III. FLICKER NOISE MODEL

Flicker noise is found to exist in various electronic systems. In general, flicker noise is commonly called as 1/f noise, because the power spectrum of flicker noise is proportional to the inverse of frequency. That is the power spectrum density can be expressed as

$$S_{I_d}(f) = \frac{\text{constant}}{f^{EF}} \quad (1)$$

where the exponent EF varies within 0.7~1.3 as shown in Fig. 1 [18]. There exist several physical models explaining 1/f noise. McWhorter model explains that 1/f is originally due to the carrier number fluctuation ( $\Delta n$ ) in channel caused by trapping/de-trapping of carrier [19]. Hooge model, on the other hand, proposes that noise is from mobility fluctuation ( $\Delta \mu$ ), due to carriers scattered by phonons [20]. Hung *et al.* [21] proposed a unified model to fit experimental data. As all cases were supported by experimental data, the source of 1/f noise still remains unclear.




**FIGURE 1.** Typical power spectrum density of 1/f noise (black line) and the eligible range of flicker noise exponent distribution (blue line).

BSIM 3v3 (level 49 in HSPICE) were applied for short-channel devices in the simulations. Then, the noise characteristics were simulated by choosing the appropriate noise equation selector (NLEV = 2&3), flicker noise exponent, and flicker noise coefficient in SPICE. The flicker noise model with the drain noise current spectral density proportional to  $g_m^2$ ,

$$S_{I_d}(f) = \frac{KF g_m^2}{C_{OX} W_{eff} L_{eff} f^{EF}} \quad (2)$$

where  $S_{Id}$  is the drain noise current spectral density, KF is the flicker noise coefficient, EF is the flicker noise exponent ( $\approx 0.7\sim 1.3$ ),  $g_m$  is transconductance and  $W_{eff}$  and  $L_{eff}$  is effective channel width and length, respectively. Then the simulation results were compared with the experimental data to implement trap contributions.




**FIGURE 2.** Dependence of threshold voltage degradation ( $\Delta V_T$ ) on (a) fluorine implantation energy, and (b) implantation dose induced by negative bias instability (NBTI) stress. The power law time dependency of  $\Delta V_T$  degradation with fluorine implantation is different from that without fluorine implantation.

**IV. RESULTS AND DISCUSSION**


The effect of fluorine incorporation on threshold voltage degradation ( $\Delta V_T$ ) under NBTI stress at constant stress voltage of  $V_G - V_T = -5.0$  V is shown in Fig. 2. Fluorine-implanted devices show much less  $\Delta V_T$  degradation than devices without fluorine implantation. The time dependency of the  $\Delta V_T$  degradation can be described by a power law expression:  $\Delta V_T \sim t^n$ . The exponent  $n$  without fluorine implantation is 0.241, which is similar to the general NBTI degradation mechanism as previously reported because  $n$  is close to 0.25 [22]. However, it is quite interesting that the exponent  $n$  with fluorine implantation is in the range of

0.297~0.322 which mean that dominant degradation mechanism in devices with fluorine implantation is different from the mechanism in those without fluorine implantation. These results suggest that boron diffuses within the gate oxide because fluorine enhances the diffusivity of the boron, resulting in the generation of positive oxide defects in the gate dielectric, while the interface traps are suppressed [10]–[12]. Device lifetimes with fluorine implantation are longer than those of devices without fluorine implantation. As shown in Fig. 3, device lifetimes also increase with the increase of implantation energy and/or dose.



**FIGURE 3.** Device lifetime (black square) and activation energy (red circle) under NBTI stress as a function of (a) fluorine implantation energy, and (b) implantation dose. Device lifetimes with the fluorine implantation are greater than without fluorine implantation.

The improvement in device lifetimes can be explained by the fact that F atoms in the gate oxide replace  $Si-O$  and/or  $Si$  dangling bonds with  $Si-F$  during the fluorine implantation and that  $Si-H$  (3.18 eV) bonds are more breakable than  $Si-F$  (5.73 eV) under NBTI stress [9]–[13], as depicted in Fig. 4. Hence, it takes longer to break them, which can improve device lifetime and suppress the generation of interface traps at the  $SiO_2/Si$  interface due to a high binding energy. In addition, it may be necessary to analyze the activation energy to investigate the dominant degradation. It is




**FIGURE 4.** Illustration of the Si/SiO<sub>2</sub> interface bonding structure: (a) passivated interface with fluorine atoms; (b) passivated interface with hydrogen atoms. Si-H bonds breaks easier than Si-F bonds under stress condition.

interesting that the activation energy of devices with low fluorine implantation energy or low dose is lower than that of devices without the fluorine implantation; this may be related to the effect of boron within the gate oxide as mentioned earlier. Therefore, it is necessary to analyze and evaluate the effect of incorporating fluorine on the reliability and activation energy before applications to CMOS AMS and RF technology can be considered.


A normalized drain current noise power spectral density ( $S_{ID}/I_D^2$ ) with and without fluorine implantation for various doses and energies is shown in Fig. 5. The normalized drain current noise without the fluorine implantation are almost consistent with HSPICE simulation data even though the experimental data shows a slightly higher PSD in the 10 Hz region. On the other hand, the reduction of the measured flicker noise by fluorine implantation compared with the HSPICE simulation at 1 kHz is much greater than that at 10 Hz, which means that F atoms are mainly located near the Si/SiO<sub>2</sub> interface rather than in the bulk oxide [2], [4].

Although the reduction of flicker noise depends on the fluorine implantation dose at the same energy as shown in Fig. 5(b) and 6(b), the improvement of flicker noise with the fluorine implantation energy at the same dose is not observed as shown in Fig. 5(a) and 6(a). In any event, the fluorine implantation within the gate oxide still has a beneficial effect on the flicker noise characteristics.

The relative variation of  $I_D$ -RTS noise amplitude ( $\Delta I_D/I_D$ ) with and without fluorine implantation for various energies and doses is shown in Fig. 7. The  $I_D$ -RTS noise amplitude without fluorine implantation is much greater than that with




**FIGURE 5.** Dependence of normalized drain current noise power spectral density ( $S_{ID}/I_D^2$ ) on (a) fluorine implantation energy and (b) fluorine implantation dose, compared with HSPICE simulation data (Dashed line).



**FIGURE 6.** (a) Normalized drain current noise power spectral density ( $S_{ID}/I_D^2$ ) at 100 Hz as a function of (a) fluorine implantation energy, (b) fluorine implantation dose. Reduction of the flicker noise is dependent on the fluorine implantation dose.

any amount of fluorine implantation. Interestingly, however, the differences in the  $I_D$ -RTS noise amplitude as a function of the fluorine implantation energy and as a function of the dose are similar to each other. The reduction of  $I_D$ -RTS noise

amplitude with the fluorine implantation at an average point is about 50%. This  $I_D$ -RTS noise amplitude can be related to the dominant trap depth within the gate oxide [4]. That is, the active traps for single-carrier trapping/de-trapping centers are distributed near the Si/SiO<sub>2</sub> [4]. Hence, the fluorine implantation can effectively passivate the dominant traps within the gate oxide as well as the interface traps.



**FIGURE 7.** Relative variation of  $I_D$ -RTS noise amplitude ( $\Delta I_D/I_D$ ) in box chart as a function of (a) fluorine implantation energy, (b) fluorine implantation dose.

## V. CONCLUSION

In this paper, the concurrent effect of incorporating fluorine on reliability and low-frequency characteristics of p-MOSFETs were investigated. The  $\Delta V_T$  degradation under NBTI stress of the devices with fluorine implantation was less than in the case of those without fluorine implantation. The dominant degradation mechanism between devices with and without fluorine implantation was different; this was related to the effect of boron diffusion within the gate oxide. Device lifetimes with fluorine implantation were greater than without fluorine implantation. The reduction or difference in measured flicker noise with fluorine implantation compared with HSPICE simulation data at 1 kHz was greater than at 10 Hz, which meant that F atoms were mainly located near the Si/SiO<sub>2</sub> interface and the interface traps were passivated by F atoms. Finally, the fluorine implantation reduced the  $I_D$ -RTS noise amplitude, which is believed to be attributed to the effective passivation of the dominant traps within the gate oxide as well as the interface traps. Therefore, the effects of incorporating fluorine on the low-frequency noise characteristics are one of the key points of this paper. These results are potentially significant and essential for CMOS AMS and RF applications.

## REFERENCES

[1] D. K. Schroder and J. A. Babcock, "Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing," *J. Appl. Phys.*, vol. 94, no. 1, pp. 1–18, Jul. 2003, doi: [10.1063/1.1567461](https://doi.org/10.1063/1.1567461).

[2] T. Boutchacha, G. Ghibaudo, G. Guegan, and M. Haond, "Low frequency noise characterization of 0.25  $\mu\text{m}$  Si CMOS transistors," *J. Non Cryst. Solids*, vol. 216, no. 1, pp. 192–197, Aug. 1997, doi: [10.1016/S0022-3093\(97\)00212-3](https://doi.org/10.1016/S0022-3093(97)00212-3).

[3] C.-H. Liu *et al.*, "Mechanism of threshold voltage shift ( $\Delta V_{th}$ ) caused by negative bias temperature instability (NBTI) in deep submicron pMOSFETs," *Jpn. J. Appl. Phys.*, vol. 41, no. 4B, pp. 2423–2425, Apr. 2002.

[4] I.-S. Han *et al.*, "Effect of nitrogen concentration on low-frequency noise and negative bias temperature instability of p-Channel metal-oxide-semiconductor field-effect transistors with nitrated gate oxide," *Jpn. J. Appl. Phys.*, vol. 50, no. 10S, pp. 1–3, 2011.

[5] G. Landi *et al.*, "Correlation between electronic defect states distribution and device performance of perovskite solar cells," *Adv. Sci.*, vol. 4, no. 10, Jul. 2017, Art. no. 1700183, doi: [10.1002/advs.201700183](https://doi.org/10.1002/advs.201700183).

[6] E. Simoen and C. Claeys, "On the flicker noise in submicron silicon MOSFETs," *Solid-State Electron.*, vol. 43, no. 5, pp. 865–882, May 1999, doi: [10.1016/S0038-1101\(98\)00322-0](https://doi.org/10.1016/S0038-1101(98)00322-0).

[7] G. Kapila *et al.*, "A comprehensive study of flicker noise in plasma nitrated SiON p-MOSFETs: Process dependence of pre-existing and NBTI stress generated trap distribution profiles," in *Proc. IEEE Int. Elect. Devices Meeting (IEDM)*, San Francisco, CA, USA, Dec. 2008, pp. 1–4, doi: [10.1109/IEDM.2008.4796625](https://doi.org/10.1109/IEDM.2008.4796625).

[8] B. Kaczer *et al.*, "NBTI from the perspective of defect states with widely distributed time scales," in *Proc. IEEE Int. Rel. Phys. Symp. (IRPS)*, Montreal, QC, Canada, Apr. 2009, pp. 55–60, doi: [10.1109/IRPS.2009.5173224](https://doi.org/10.1109/IRPS.2009.5173224).

[9] A. Kazor, C. Jeynes, and I. W. Boyd, "Fluorine enhanced oxidation of silicon at low temperatures," *Appl. Phys. Lett.*, vol. 65, no. 12, pp. 1572–1574, Sep. 1994, doi: [10.1063/1.112918](https://doi.org/10.1063/1.112918).

[10] P. J. Wright and K. C. Saraswat, "The effect of fluorine in silicon dioxide gate dielectrics," *IEEE Trans. Electron Devices*, vol. 36, no. 5, pp. 879–889, May 1989, doi: [10.1109/16.299669](https://doi.org/10.1109/16.299669).

[11] T. Yamamoto, K. Uwasawa, and T. Mogami, "Bias temperature instability in scaled p<sup>+</sup> polysilicon gate p-MOSFETs," *IEEE Trans. Electron Devices*, vol. 46, no. 5, pp. 921–926, May 1999, doi: [10.1109/16.760398](https://doi.org/10.1109/16.760398).

[12] V. Huard *et al.*, "A thorough investigation of MOSFETs NBTI degradation," *Microelect. Rel.*, vol. 45, no. 1, pp. 83–98, 2005, doi: [10.1016/j.microrel.2004.04.027](https://doi.org/10.1016/j.microrel.2004.04.027).

[13] P. J. Wright, N. Kasai, S. Inoue, and K. C. Saraswat, "Hot-electron immunity of SiO<sub>2</sub> dielectrics with fluorine incorporation," *IEEE Electron Device Lett.*, vol. 10, no. 8, pp. 347–348, Aug. 1989, doi: [10.1109/55.31752](https://doi.org/10.1109/55.31752).

[14] S. Z. M. Saad, T. C. Lik, and S. H. Herman, "A study of fluorine dose and implant energy to the NBTI upon p<sup>+</sup> implant sequence," in *Proc. IEEE Int. Conf. Elect. Devices Solid-State Circuits*, Hong Kong, Jun. 2013, pp. 1–2, doi: [10.1109/EDSSC.2013.6628076](https://doi.org/10.1109/EDSSC.2013.6628076).

[15] R. Brederlow *et al.*, "Influence of fluorinated gate oxides on the low frequency noise of MOS transistors under analog operation," in *Proc. Eur. Solid-State Devices Res. Conf.*, Bordeaux, France, Sep. 1998, pp. 472–475.

[16] E. Simoen, A. Veloso, N. Horiguchi, V. Paraschiv, and C. Claeys, "Impact of oxide trap passivation by fluorine on the low-frequency noise behavior of gate-last pMOSFETs," in *Proc. Int. Conf. Noise Fluctuations (ICNF)*, Montpellier, France, Jun. 2013, pp. 1–5, doi: [10.1109/ICNF.2013.6578878](https://doi.org/10.1109/ICNF.2013.6578878).

[17] H.-M. Kwon *et al.*, "Characterization of random telegraph signal noise of high-performance p-MOSFETs with a high-k dielectric/metal gate," *IEEE Electron Device Lett.*, vol. 32, no. 5, pp. 686–688, May 2011, doi: [10.1109/LED.2011.2114633](https://doi.org/10.1109/LED.2011.2114633).

[18] F. M. Klaassen, "Characterization of low 1/f noise in MOS transistors," *IEEE Trans. Electron Devices*, vol. ED-18, no. 10, pp. 887–897, Oct. 1971, doi: [10.1109/T-ED.1971.17301](https://doi.org/10.1109/T-ED.1971.17301).

[19] A. L. McWhorter, *Semiconductor Surface Physics*. Philadelphia, PA, USA: Univ. Pennsylvania Press, 1957, pp. 207–228.

[20] F. N. Hooge, "1/f noise is no surface effect," *Phys. Lett. A*, vol. 29, no. 3, pp. 139–140, Apr. 1969, doi: [10.1016/0375-9601\(69\)90076-0](https://doi.org/10.1016/0375-9601(69)90076-0).

[21] K. K. Hung, P. K. Ko, C. Hu, and Y. C. Cheng, "A unified model for the flicker noise in metal-oxide-semiconductor field-effect transistors," *IEEE Trans. Electron Devices*, vol. 37, no. 3, pp. 654–665, Mar. 1990, doi: [10.1109/16.47770](https://doi.org/10.1109/16.47770).

- [22] H. Küflüoğlu and M. A. Alam, "A generalized reaction-diffusion model with explicit H<sub>2</sub> dynamics for negative-bias temperature-instability (NBTI) degradation," *IEEE Trans. Electron Devices*, vol. 54, no. 5, pp. 1101-1107, May 2007, doi: [10.1109/TED.2007.893809](https://doi.org/10.1109/TED.2007.893809).



**SUNG-KYU KWON** received the B.S. and M.S. degrees in electronics engineering from Chungnam National University, Daejeon, South Korea, in 2011 and 2013, respectively, where he is currently pursuing the Ph.D. degree. His main research interests include the reliability and low frequency noise characteristics of nano-CMOS devices for analog mixed signal applications. He is currently with the University of Texas at Austin as a Visiting Scholar. His current research interests include 2-D materials, such as TMDs and Graphene which used for hetero-structure tunneling devices and their 1/f noise characteristics.



**HYUK-MIN KWON** received the B.S., M.S., and Ph.D. degrees from Chungnam National University, Daejeon, South Korea, in 2007, 2009, and 2014, respectively, all in electronics engineering. He has been with SEMATECH, Austin, TX, USA, as a Visiting Research Scholar, since 2013. His main research interests include characterization and reliability of nano-scale CMOS device and MIM capacitor for analog mixed signal applications, and he is currently involved in nanoscale CMOS technology, reliability physics,

test pattern for matching, RF CMOS modeling, and low-frequency noise for nano-CMOS, Ge/III-V quantum well MOSFETs and Fin-FETs.



**IN-SHIK HAN** received the B.S. degree in semiconductor physics from Yeosu University, Yeosu, South Korea, in 2003 and the M.S. and Ph.D. degrees in electronics engineering from Chungnam National University, Daejeon, South Korea, in 2006 and 2010, respectively. In 2010, he joined MagnaChip Semiconductor Ltd., Chongju, South Korea, where he has been involved in the product development of 0.18~0.35  $\mu\text{m}$  CMOS technologies. Since 2016, he has been developing 0.13~0.18  $\mu\text{m}$  RF/SOI technologies as a Device

Engineer. His research interests are in the areas of DC/RF characteristics, low frequency noise, and wafer level reliability in bulk and SOI based-CMOS devices.



**JAE-HYUNG JANG** received the B.S. and M.S. degrees in electronics engineering from Chungnam National University, Daejeon, South Korea, in 2011 and 2013, respectively. His main research interests include the reliability and matching characteristics of nano-CMOS devices and MIM capacitor for analog mixed signal applications. In 2013, he joined Magnachip Semiconductor, Cheongju, South Korea, where he has been involved 0.35~0.11  $\mu\text{m}$  CMOS technologies. From 2013 to 2014, he developed 0.18  $\mu\text{m}$  Hall sensor

device for analog mixed signal application and 55 nm EDMOS device for DDI technologies. Since 2014, he has been developing 0.35~0.11  $\mu\text{m}$  Logic technologies for AMS/BCD/NVM/RF products. From 2015 to 2017, he developed new structure low Rdson transistor for analog mixed signal and BCD application.



**SUN-HO OH** received the B.S. and M.S. degrees in electronics engineering from Chungnam National University, Daejeon, South Korea, in 2013 and 2015, respectively. He studied about reliability, 1/f noise and RTS noise in CMOS device during masters. In 2015, he joined SK Hynix Semiconductor Ltd., as a Senior Research Engineer. He was involved in the development of 40 nm CMOS technologies. Since 2016, he has been involved in the development of 300 nm CMOS Image Sensor.



**HYEONG-SUB SONG** received the B.S. degree in electronic engineering from the Department of Electronics Engineering, Chungnam National University, Daejeon, South Korea, in 2014, where he is currently pursuing the Ph.D. degree. His research interests include reliability, 1/f noise and RTS noise in CMOS devices.



**BYOUNG-SEOK PARK** received the B.S. and M.S. degrees in electronics engineering from Chungnam National University, Daejeon, South Korea, in 2008 and 2010, respectively. In 2010, he joined MagnaChip Semiconductor Ltd., Cheongju, South Korea, where he has been involved in the product development of 0.13~0.18  $\mu\text{m}$  CMOS technologies since 2018. His research interests are in the areas of matching, low frequency noise, and wafer level reliability in CMOS devices.



**YI-SUN CHUNG** received the B.S. and M.S. degrees in metallurgy engineering from Chonnam National University, Gwangju, South Korea, in 1989 and 1991, respectively. In 1996, he joined Hyundai Electronics, Ltd. (currently, Hynix Semiconductor Ltd.), Icheon, South Korea, where he worked in the process development of 0.5~0.18  $\mu\text{m}$  CMOS technologies. From 2001 to 2008, he developed 0.18  $\mu\text{m}$  RF technology and 0.13  $\mu\text{m}$  mixed signal technology in Hynix Semiconductor and Magnachip Semiconductor which was spun off

from Hynix Semiconductor. Since 2009, he has been developing products related to mixed signal, RF-SOI, and HV technologies.



**JUNG-HWAN LEE** received the Ph.D. degree in chemical engineering from Drexel University, Philadelphia, PA, USA, in 1996. He had been involved in development of DRAMs such as 4M, 16M, and 4G in Hynix. He joined Magnachip Semiconductor in 2004 and has worked technology development. He is currently working for technology development of BCD, NVM, RF SOI, and special sensors.



**SI-BUM KIM** received the B.S. degree in metallurgical engineering from Yonsei University, Seoul, South Korea, in 1986 and the master's and Ph.D. degrees in material science and engineering from the Korea Advanced Institute of Science and Technology, Seoul, in 1988 and 1991, respectively. In 1991, he joined research and development division of Hyundai Electronic (currently, SK Hynix Semiconductor), Icheon, South Korea, where his area was to develop thin film processes and integrated process modules, such as STI, gate, and multilevel metallization from 0.8~0.09  $\mu\text{m}$ . He is currently an SVP of process integration group for Logic, HV, BCD, and NVM foundry processes in Magnachip Semiconductor.



**GA-WON LEE** received the B.S., M.S., and Ph.D. degrees in electrical engineering from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in 1994, 1996, and 1999, respectively. In 1999, she joined Hynix Semiconductor Ltd. (currently, SK Hynix Semiconductor Ltd.) as a Senior Research Engineer, where she was involved in the development of 0.115-Se and 0.09-S DDR II DRAM technologies. Since 2005, she has been with the Department of Electronics Engineering, Chungnam National University, Daejeon, as a Professor. Her main research fields are flash memory and flexible display technology including fabrication, electrical analysis, and modeling.



**HI-DEOK LEE** received the B.S., M.S., and Ph.D. degrees from the Korea Advanced Institute of Science and Technology, Daejeon, South Korea, in 1990, 1992, and 1996, respectively, all in electrical engineering. In 1993, he joined LG Semicon Company Ltd. (currently SK hynix Semiconductor), Cheongju, South Korea, where he was involved in the development of 0.35-, 0.25-, and 0.18- $\mu\text{m}$  CMOS technologies, respectively. He was also responsible for the development of 0.15- and 0.13- $\mu\text{m}$  CMOS technologies. Since 2001, he has been with Chungnam National University, Daejeon, and currently a Professor with the Department of Electronics Engineering. From 2006 to 2008, he was with the University of Texas at Austin and SEMATECH, Austin, as a Visiting Scholar. His research interests are nanoscale CMOS technology and its reliability physics, silicide technology, and test element group design. His research interests also include sensitivity improvement of sensors, and development of high performance sensors. He was a recipient of the Excellent Professor Award from Chungnam National University in 2001, 2003, and 2014. He is a member of the Institute of Electronics Engineers of Korea.