Received 19 March 2018; revised 11 April 2018; accepted 12 April 2018. Date of publication 31 May 2018; date of current version 8 June 2018. The review of this paper was arranged by Editor C. Bulucea.

Digital Object Identifier 10.1109/JEDS.2018.2828465

Cryogenic Temperature Characterization of a 28-nm FD-SOI Dedicated Structure for Advanced CMOS and Quantum Technologies Co-Integration

P. GALY [1](https://orcid.org/0000-0002-7672-2718), J. CAMIRAND LEMYRE2, P. LEMIEUX2, F. ARNAUD1, D. DROUIN3, AND M. PIORO-LADRIÈRE²

1 Technology and Design Platforms Research and Development Center, STMicroelectronics, 38926 Crolles, France 2 Institut Quantique, Département de physique, Université de Sherbrooke, Sherbrooke, QC J1K 2R1, Canada 3 Institut Quantique, Electrical and Computer Engineering Department, Université de Sherbrooke, Sherbrooke, QC J1K 2R1, Canada

CORRESPONDING AUTHOR: P. GALY (e-mail: philippe.galy@st.com)

This work was supported in part by the Canada First Research Excellence Fund, in part by the National Science Engineering Research Council of Canada, and in part by Fonds de recherche du Québec Nature et Technologies.

ABSTRACT Silicon co-integration offers compelling scale-up opportunities for quantum computing. In this framework, cryogenic temperature is required for the coherence of solid-state quantum devices. This paper reports the characterization of an nMOS quantum-dot dedicated structure below 100 mK. The device under test is built in thin silicon film fabricated with 28 nm high-*k* metal gate ultra-thin body and ultra-thin buried oxide advanced CMOS technology. The MOS structure is functional with improved performances at cryogenic temperature. The results open new research avenues in CMOS co-integration for quantum computing applications within the FD-SOI platform.

INDEX TERMS FD-SOI, quantum computing, co-integration, cryogenic temperature.

I. INTRODUCTION

Breakthoughs of the last 15 years, together with their potential for scalability, have made solid-state quantum bits (qubits) amongst the most promising contenders for the realization of a quantum computer [\[1\]](#page-4-0)–[\[7\]](#page-4-1). Scaling solidstate qubits to a full fledge quantum computer requires the co-integration of qubits with their control blocks [\[8\]](#page-4-2). While particularly adapted to this approach, most solid-state qubits operate at cryogenic temperature to obtain sufficient quantum coherence, a stringent requirement for the co-integration of control electronics. Silicon qubits are particularly attractive for co-integration, due to their high coherence and direct compatibility with CMOS technology [\[6\]](#page-4-3)–[\[16\]](#page-4-4). To address the development of co-integrated silicon qubits and control devices it is important to characterize MOS behavior for classical operation at cryogenic temperature. While MOS devices were proven successful for silicon qubit operations at temperatures of a few milli-kelvin [\[6\]](#page-4-3), [\[7\]](#page-4-1), [\[16\]](#page-4-4), the development of next-generation cryogenic transistors is under evaluation [\[17\]](#page-4-5). Fully depleted silicon-on-insulator (FD-SOI) based architectures are promising candidates to

fulfill the requirements of low-temperature co-integrated quantum processors (Fig. [1\)](#page-1-0). This technology provides low power consumption capabilities [\[18\]](#page-4-6), [\[19\]](#page-4-7), demonstrated cryogenic temperature operation [\[17\]](#page-4-5), [\[20\]](#page-4-8)–[\[22\]](#page-5-0) and reduced leakage current [\[18\]](#page-4-6) that is detrimental to quantum devices. Moreover, back body biasing offers additional control for electrostatically defined quantum confinement. Here a first transistor characterization of STMicrolectronics 28nm FD-SOI technology is reported with a dedicated qubit structure operating at cryogenic temperature below 100 mK.

II. SAMPLE STRUCTURE AND METHODS

The device is designed on ultra-thin body and ultra-thin buried oxide (UTBB) 28 nm high-k metal gate FD-SOI technology. The standard fabrication process comprehends an ultra-thin silicon channel of 7 nm and ultra-thin buried oxide (BOX) of 25 nm together with high-k metal gate stack and P/N-type backplane. The equivalent oxide thicknesses (EOT) are $EOT=1.1$ nm for standard gate voltage (1 V) and EOT=3.4 nm for extended front gate at high

FIGURE 1. Co-integration based on 28 nm FD-SOI technology.

voltage drive (1.8 V). The back end of line is processed with eight copper layer interconnections and bonding pad connections made of aluminum/copper alloy.

FIGURE 2. (left) Dedicated layout, terminals and device topography. (right) Not to scale side-cut schematic of the investigated transistor.

The dedicated structure consists of two distinct channels with isolated terminals (Fig. [2\)](#page-1-1). The device is designed to host two independent quantum dots in the gated wire geometry [\[23\]](#page-5-1), [\[24\]](#page-5-2) that could serve as qubits. The two channels comprehend an accumulation gate overlapping an intrinsic active Si channel with N-type drain and source implants that are connected to metal terminals to drive the drain current I_{ds}. Both active can be considered as N-MOS structure with a 980 nm long and 200 nm wide channel with a narrow front gate of 54 nm. Three additional control gates are located close to the active to allow electrostatic control of the quantum dots in future work. In this study, the N-MOS electrical characteristics with front and back gate controls have been investigated on half of the structure. Front and back gate bias, V_{fg} and V_{bg} , are used to change the carrier density and characterize the low temperature properties of the N-MOS transistor. The unpackaged samples are mounted at the die level and wire bonded to a chip carrier thermally anchored to the mixing chamber of a BlueFors $250 \mu W$ dilution refrigerator operating at a base temperature of 20 mK. The electronic temperature could not be directly measured for these samples. Previous measurements on quantum devices gave an electronic temperature of 50 mK for the same setup.

III. FRONT GATE CHARACTERIZATION

The most important result of our study is that the N-MOS transistor is functional at 20 mK and shows improved performances compared to room temperature regarding: effective carrier mobility, power consumption and sub-threshold slopes.

FIGURE 3. (a) Ids(Vds) for Vfg varying from 0.65 V to 0.85 V by steps of 0.05 V and for Vbg = 0 V at 20 mK. (b) Ids(Vds) for Vfg varying from 0.5 V to 0.8 V by increments of 0.1 V and for Vbg = 0 V at 300 K. The overdrive voltage (VOV) is indicated for each curve.

The electric performance of the drain current I_d (V_{ds}) response for different front gate bias is reported for unbiased back-gate $V_{bg} = 0$ V (Fig. [3\)](#page-1-2). At cryogenic temperature, an increase in threshold voltage of 0.27 V highlights the reduced carrier density in the channel. Above threshold, with fixed overdrive voltage (V_{OV}) , larger saturation current is observed. This effect is well understood with an increase of the effective carrier mobility (μ_{eff}) at low temperature. In linear regime, the maximal effective mobility can be derived from the maximal transconductance extracted with $I_{ds}(V_g)$ curves and the Y-function method [\[25\]](#page-5-3). In FD-SOI, the max-imal effective mobility then be extracted for front and back^{[1](#page-1-3)} interfaces following:

$$
\mu_{\text{eff}}^{\text{max}} = I_{\text{ds}} \left[\frac{W}{L} \frac{C_{\text{ox}}}{(1+\alpha)} \left(V_{\text{g}}^{\text{max}} - V_{\text{th}} \right) V_{\text{ds}} \right]^{-1}
$$

$$
\alpha = \frac{C_{\text{si}} C_{\text{ox}}}{C_{\text{ox}} \left(C_{\text{si}} + C_{\text{box}} \right)} \tag{1}
$$

where *W* and *L* are the width and length of the channel and $V_{\rm g}^{\rm max}$ the gate voltage at maximal transconductance. The capacitance ratio α is calculated from the front and back interfaces oxide capacitance C_{ox} and C_{Box} and the silicon channel capacitance *C*si. The capacitances are estimated from device material and geometry.

The extracted maximal effective mobilities are respectively $\mu_{\text{eff}-\text{FG}}^{\text{max}} \sim 590 \text{ cm}^2/\text{Vs}$ and $\mu_{\text{eff}-\text{BG}}^{\text{max}} \sim 890 \text{ cm}^2/\text{Vs}$ at 20 mK (Fig. [4\)](#page-2-0). At high temperature, the back interface follows a power law dependence of $\mu_{\text{eff}-BG}^{\text{max}} \sim T^{-3/2}$ in good agreement with bulk phonon scattering. In front gate operation, the high- κ metal gate stack gives rise to an additional scattering mechanism due to soft-optical phonons [\[26\]](#page-5-4), [\[27\]](#page-5-5) which has been argued to account for the lower mobility compared to the back interface [\[28\]](#page-5-6). Although $\mu_{\text{eff}-FG}^{\text{max}}$ remains lower than $\mu_{\text{eff}-BG}^{\text{max}}$ throughout the whole temperature range, both mobilities reach a plateau between 1-10 K and decrease again at very low temperature. The decrease can indicate

^{1.} In back-gate operation Cox and CBox are reversed in equation (1). In this regime most of the accumulated channel is not overlap by the top gate and $\alpha \sim 0$.

FIGURE 4. Temperature dependence of the maximal effective mobility for front (blue) and back (red) gate operation. The mobilities are extracted from equation (2) and the Y-function method at $V_{ds} = 10$ mV. Shaded **areas represent error bars on the extracted mobilities.**

FIGURE 5. (a) Ids as a function of Vfg for Vbg ranging from 2.5 V to −2*.***5 V by steps of 0.5 V at 20 mK & Vds = 10 mV. The arrow indicates decreasing back-gate bias. (b) Temperature dependence of the extracted charge trap** density (N_{it}) in the weak inversion regime. The inset shows N_{it} as **a function of temperature extracted at Ids = 10 nA. (c) Threshold voltage (Vth) and back-body coefficient (***γ* **) as a function of Vbg.**

coulomb scattering with substrate impurities in both channels which is expected to reduce the mobility with lowering temperature [\[26\]](#page-5-4), [\[27\]](#page-5-5), [\[29\]](#page-5-7).

The lower V_{ds} required to reach the saturation regime at low temperature leads to slightly lower power dissipation for the same dynamic range in V_{ds} . In static operation with $V_{\text{OV}} = 0.08$ V and $V_{\text{ds}} = 0.2$ V the power dissipation is ∼100 nW. In that regime, the co-integration of up to 10,000 transistors at 100 mK can be envisioned without impairing the operation temperature of the qubits. At milli-Kelvin temperature the transport behavior is very sensitive to disorder in the channel as seen from current peaks and valleys in subthreshold regime (Fig. [5a](#page-2-1)). Local traps cause position-dependent variations of the electronic density of states. Due to the small dimensions of the channel and front gate, it results in the formation of tunnel barriers and leads to quench or revival of the subthreshold current as the traps are being filled or emptied. The switching performances of the transistor should also be improved at low temperature as depicted by the reduction of the sub-threshold swing from $S = 87$ mV/decade at 300 K to $S = 7$ mV/decade at 20 mK. The subthreshold swing can be further enhanced by decreasing the back gate biasing (Fig. [5a](#page-2-1)). At $V_{bg} = -2.5$ V, a value of $S = 2$ mV/decade is measured. This is consistent with the displacement of the mean channel position toward the front interface which increases the front gate coupling capacitance (C_{ox}) [\[30\]](#page-5-8). However, even in these conditions, the subthreshold swing remains orders of magnitude larger than the expected value of S \sim 0.006 mV/decade when considering the typical linear reduction of S with temperature for MOSFET devices [\[31\]](#page-5-9). A simplified model for subthreshold swing can be derived by reducing a standard equation for FD-SOI [\[32\]](#page-5-10) to a single sheet conductivity model and equal trap state density at front and back interfaces:

$$
S = \ln 10 \frac{kT}{q} \left(\frac{(C_{\rm si} + C_{\rm ox} + C_{\rm it})}{C_{\rm ox}} - \frac{C_{\rm si}^2}{C_{\rm ox} (C_{\rm si} + C_{\rm box} + C_{\rm it})} \right)
$$
(2)

where C_{Si} is the inversion charge capacitance and C_{it} the interface trap state capacitance.

In the context of bulk MOSFET transistors the deviation from theory was explained by an increase in the interface trap state density (N_{it}) at low temperature [\[33\]](#page-5-11), [\[34\]](#page-5-12). The disordered potential at the $Si-SiO₂$ interface gives rise to a tail of localized states lying below the mobility edge (E_c) of the conduction band in the channel [\[35\]](#page-5-13). As the temperature is lowered, the Fermi level is shifted toward the mobility edge and stabilizes slightly below for typical doping levels [\[36\]](#page-5-14), [\[37\]](#page-5-15). Together with the reduced energy window spanned by the Fermi function, this leads to a higher occupied trap state density which can be a significant fraction of the total charge density. As a result, the interface charge trap capacity, $C_{it} = qN_{it}$, and the subthreshold swing are also increased. For FD-SOI transistors at high temperature significant front and back interface charge state densities have been measured [\[32\]](#page-5-10), [\[38\]](#page-5-16), and a similar behavior of the subthreshold swing is expected at low temperature.

From equation [\(2\)](#page-2-2) and $I_{ds}(V_{fg})$ in the weak inversion regime the interface trap state density can be extracted for various temperatures (Fig. [5b](#page-2-1)). Since the span of the Fermi function is significantly reduced at low temperature, the subthreshold regime corresponds to an energy scale very close to the mobility edge. Hence, measuring *N*it at different temperatures gives insight about the energy dependence of the trap state density. In the present case, N_{it} is found to increase exponentially. This tendency pictures the exponentially increasing density of interface states as the energy approaches the mobility edge and was also observed in previous work [\[32\]](#page-5-10). Although the extraction of *N*it with

equation [\(2\)](#page-2-2) has been successful down to $4 K [33]$ $4 K [33]$, it's validity at milli-Kelvin temperature can be doubtful due to the usage of Maxwell-Boltzmann statistics. Therefore, the value of $N_{\text{it}} \sim 10^{17} \text{ eV}^{-1} \text{cm}^{-2}$ extracted at 12 mK should be taken as an indicator, while a deeper study of the interface trap state density will be part of a future work.

Back body biasing modifies the front gate operation of the transistor. At low temperature, the front-gate threshold voltage varies as a function of the back-gate bias with a back-body coefficient of $\gamma \sim 50{\text -}125$ mV/V (Fig. [4c](#page-2-0)) comparable to room temperature operation [\[39\]](#page-5-17). The backbody coefficient is roughly constant with $\gamma \sim 50$ mV/V at negative V_{bg} and increases above $V_{bg} = -1.25$ V. This is again reminiscent of the mean channel position displacement with varying back gate voltage. As the back-gate bias becomes more positive, the mean channel position is dragged toward the back interface, thus increasing the BOX capacitance. Back body biasing also presents two major effects on $I_{ds}(V_{ds})$ characteristics in front gate operation (Fig. [6\)](#page-3-0). At negative bias, a hysteretic behavior is observed on most of the curves (Fig. [6a](#page-3-0)). The hysteresis presumably arises from the high resistance of the back plane at low temperature due to low donor concentration. At negative bias the back-plane resistance is further increased and give rise to very long settling time of the back-gate voltage.

FIGURE 6. (a) Ids (Vds) for Vfg from 0.7 V to 1 V by step of 25 mV with back-gate bias Vbg = −2*.***5 V Dotted circles indicate the hysteresis region. (b) Ids (Vds) for Vfg from 0.2 V to 0.5 V by step of 25 mV with back-gate bias Vbg = 2***.***5 V.**

In saturation regime at positive back-gate bias of $V_{bg} = 2.5$ V, pronounced random telegraphic noise is observed (Fig. [6b](#page-3-0)). For these parameters, the mean channel position is near the back interface, especially in the regions of the device without overlapping front gate (Fig. [2\)](#page-1-1). Furthermore, the telegraphic noise is suppressed as front gate bias increases, thus pulling the mean channel position toward the front interface. This indicate the presence of active back interface charge traps and will be further discussed in Section IV. Typical transport measurements of quantum dots are performed with source-drain current in the pA range and below. Therefore, it is important to maintain gate leakage currents well below the quantum dot source-drain current to conserve a good signal to noise ratio. Moreover, leakage currents can induce electrical noise which has been found to perturb the electrostatic environment of quantum dots [\[40\]](#page-5-18). For the thin front-gate oxide, a maximum leakage current of 120 pA is measured at 1 V gate bias. This leakage current is four orders of magnitude lower than the source-drain current and therefore acceptable for transistor applications in co-integration but needs to be improved for quantum dot control. This large leakage is not observed with the back gate and will be explored on devices with thicker front-gate oxide.

IV. BACK GATE CHARACTERIZATION

Deeper characterization of the telegraphic noise and hysteresis behavior with back gate biasing is now being addressed. The investigation is performed with bidirectional sourcedrain bias sweep and ramp up and down excursions of the back gate (Fig. [7\)](#page-3-1). All I_{ds} (V_{ds}) curves in back-gate operation exhibit random telegraphic noise in the saturation regime. In concordance with Fig. [6,](#page-3-0) this indicates the presence of active traps at the back interface.

Absent at room temperature, a strong hysteresis appears on all $I_{ds}(V_{ds})$ curves due to the high resistivity of the back plane. The different amplitude and current level of the hysteresis for same back-gate voltages highlight the slow time constant involved in back gate biasing. In Fig.7b, the slow time constant is exemplified by smaller hysteresis amplitude in I_{ds} (V_{ds}) curve at 3.5 V compared to Fig. 6a due to five minutes waiting time between the two curves. The hysteretic behavior also persists in I_{ds} (V_{bg}) characteristics for dynamic back gate biasing (Fig. [7a](#page-3-1)). It gives rise to an apparent voltage shift of \sim 400 mV between sweep up and down traces. This shift can be reduced by decreasing the sweep rate (inset of Fig. [8a](#page-4-9)). Altogether with time-dependent measurements a settling time on the order of tens of minutes is estimated for the back-gate bias.

FIGURE 7. ^Ids (Vds) for Vfg=⁰ V and Vbg ramping up (a) and down (b) between 2.8 V and 3.5 V by steps of 0.1 V at 20 mK and Vfg = 0 V. Forward Vds sweeps are represented in solid lines (0 to 0.5 V) and backward Vds sweeps in dotted lines. Five minutes separate the end of the acquisition of the ramp-up series and the beginning of the ramp down.

Back-gate operation also present different plateaus in I_{ds} (V_{bg}) traces (Fig. [8a](#page-4-9)). The non-monotonous behavior

FIGURE 8. (a) Ids(Vbg) for Vds = 10 mV at 20 mK for rising (blue) and decreasing (green) Vbg. Dashed lines separate the three accumulation regimes for rising Vbg. Inset: Ids(Vbg) for Vds = 100 mV for different sweep rates. (b) Simulated current density using Atlas 2D-Poisson solver at 300 K in the three different regimes.

comes from the fact that the front gate does not fully overlap the channel accumulated by the back gate (Fig. [2\)](#page-1-1). It results in different threshold voltages for the different regions of the channel due to additional screening underneath the front gate. The plateaus are trackable up to room temperature and their origin can thus be understood with the current density extracted from Atlas simulations at 300 K (Fig. [8b](#page-4-9)). Although the simulations are not quantitatively representing the current density at cryogenic temperature, the qualitative behavior of the three different regimes can be described as follows. 1) The front gate screening prevents the current from flowing on the left side of the device. 2) Increasing back-gate bias allows the current to overcome the barrier at the center of the device, but there is still low current underneath the front gate. At higher V_{bg} the current start to saturate for non-overlapping regions. 3) Current amplitude underneath the front gate increases and saturation is met in all the regions of the device at $V_{bg} > 7$ V.

V. CONCLUSION

A cryogenic temperature characterization of a N-MOS quantum dot structure built on 28 nm UTBB FD-SOI advanced CMOS technology is presented. The front gate MOS behavior is functional at 20 mK with improved maximal carrier mobility ($\mu_{\text{eff}-FG}^{\text{max}} \sim 590 \text{ cm}^2/\text{Vs}$), power dissipation and sub-threshold slope (S \sim 2-7 mV/decade) compared to room temperature operation. The subthreshold slope is found to be limited by interface trap state density. In back gate biasing and back-gate operation, a large hysteresis is apparent due to low implantation in the back plane and leads to settling time of tens of minutes. Furthermore, biasing the back gate to positive voltages gives rise to telegraphic noise in the current characteristics. This is due to a displacement of the mean channel position toward the back interface and could be linked to the activation/relaxation processes on back interface trap states. A better understanding of this behavior requires further investigation, such as cryogenic C-V characterization, to pinpoint the process involved in this unstable behavior. Our results represent a first step toward co-integration of a qubit with its control block within the 28 nm FD-SOI technology.

ACKNOWLEDGMENT

The authors thank their colleagues, and especially Sotiris Athanasious, from STMicroelectronics for their strong supports. J. C. L thanks Dr. Vinet from STMicroelectronics and Dr. Dion from Institut quantique for fruitful discussions.

REFERENCES

- [1] D. Loss and D. P. DiVincenzo, "Quantum computation with quantum dots," *Phys. Rev. A* vol. 57, no. 1, pp. 120–126, 1998, doi: [10.1103/PhysRevA.57.120.](http://dx.doi.org/10.1103/PhysRevA.57.120)
- [2] B. E. Kane, "A silicon-based nuclear spin quantum computer," *Nature*, vol. 393, pp. 133-137, May 1998, doi: 10.1038/30156
- [3] Y. Nakamura, Y. A. Pashkin, and J. S. Tsai, "A coherent control of macroscopic quantum states in a single-Cooper-pair box," *Nature*, vol. 398, pp. 786–799, Apr. 1999, doi: [10.1038/19718.](http://dx.doi.org/10.1038/19718)
- [4] J. Kelly *et al.*, "State preservation by repetitive error detection in a superconducting quantum circuit," *Nature*, vol. 519, no. 7541, pp. 66–69, 2015, doi: [10.1038/nature14270.](http://dx.doi.org/10.1038/nature14270)
- [5] M. Takita *et al.*, "Demonstration of weight-four parity measurements in the surface code architecture," *Phys. Rev. Lett.*, vol. 117, no. 21, pp. 1–5, 2016, doi: [10.1103/PhysRevLett.117.210505.](http://dx.doi.org/10.1103/PhysRevLett.117.210505)
- [6] J. T. Muhonen *et al.*, "Storing quantum information for 30 seconds in a nanoelectronic device," *Nat. Nanotechnol.*, vol. 9, no. 12, pp. 986–991, Oct. 2014, doi: [10.1038/nnano.2014.211.](http://dx.doi.org/10.1038/nnano.2014.211)
- [7] M. Veldhorst *et al.*, "A two-qubit logic gate in silicon," *Nature*, vol. 526, no. 7573, pp. 410–414, Oct. 2015, doi: [10.1038/nature15263.](http://dx.doi.org/10.1038/nature15263)
- [8] L. M. K. Vandersypen *et al.*, "Interfacing spin qubits in quantum dots and donors—Hot, dense and coherent," *npj Quantum Inf.*, vol. 3, pp. 1–10, Sep. 2017, doi: [10.1038/s41534-017-0038-y.](http://dx.doi.org/10.1038/s41534-017-0038-y)
- [9] P. Galy, F. Arnaud, T. Skotnicki, and D. Thomas, "Quantum silicon technology—The after CMOS alternative," *Proc. Invited Round Table EMRS*, Warsaw, Poland, 2016.
- [10] H. Bohuslavskyi *et al.*, "28nm fully-depleted SOI technology: Cryogenic control electronics for quantum computing," in *Proc. SNOW*, Kyoto, Japan, 2017, pp. 143–144.
- [11] R. Maurand *et al.*, "A CMOS silicon spin qubit," *Nat. Commun.*, vol. 7, Nov. 2016, Art. no. 13575, doi: [10.1038/ncomms13575.](http://dx.doi.org/10.1038/ncomms13575)
- [12] E. Dupont-Ferrier *et al.*, "Coherent coupling of two dopants in a silicon nanowire probed by Landau–Zener–Stückelberg interferometry," *Phys. Rev. Lett.*, vol. 110, Mar. 2013, Art. no. 136802, doi: [10.1103/PhysRevLett.110.136802.](http://dx.doi.org/10.1103/PhysRevLett.110.136802)
- [13] P. Clapera et al., "Design and cryogenic operation of a hybrid quantum-CMOS circuit," *Phys. Rev. Appl.*, vol. 4, no. 4, pp. 1–5, 2015, doi: [10.1103/PhysRevApplied.4.044009.](http://dx.doi.org/10.1103/PhysRevApplied.4.044009)
- [14] L. Hutin *et al.*, "SOI CMOS technology for quantum information processing: A path towards quantum bits and control electronics cointegration" in *Proc. ICICDT*, Austin, TX, USA, 2017, pp. 1–4.
- [15] M. Veldhorst et al., "An addressable quantum dot qubit with fault-tolerant control-fidelity," Nat. Nanotechnol., vol. 9, no. 12, pp. 981–985, Oct. 2014, doi: [10.1038/nnano.2014.216.](http://dx.doi.org/10.1038/nnano.2014.216)
- [16] P. Harvey-Collard et al., "Coherent coupling between a quantum dot and a donor in silicon," *Nat. Commun.*, vol. 8, no. 1, pp. 1–6, 2017, doi: [10.1038/s41467-017-01113-2.](http://dx.doi.org/10.1038/s41467-017-01113-2)
- [17] S. Schaal, S. Barraud, J. J. L. Morton, and M. F. Gonzalez-Zalba, "Conditional dispersive readout of a CMOS quantum dot via an integrated transistor circuit," *arXiv:1708.04159 [cond-mat.mes-hall]*, 2017.
- [18] S. A. Vitale, P. W. Wyatt, N. Checka, J. Kedzierski, and C. L. Keast, "FDSOI process technology for ultralow-power electronics," *Proc. IEEE*, vol. 98, no. 2, pp. 333–342, Feb. 2010, doi: [10.1109/JPROC.2009.2034476.](http://dx.doi.org/10.1109/JPROC.2009.2034476)
- [19] N. Sugii, "Low-power-consumption fully depleted silicon-on-insulator technology," *Microelectron. Eng.*, vol. 132, pp. 226–235, Jan. 2015, doi: [10.1016/j.mee.2014.08.004.](http://dx.doi.org/10.1016/j.mee.2014.08.004)
- [20] E. Simoen and C. Claeys, "The cryogenic operation of partially depleted silicon-on-insulator inverters," *IEEE Trans. Electron Devices*, vol. 42, no. 6, pp. 1100–1105, Jan. 1995, doi: [10.1109/16.387243.](http://dx.doi.org/10.1109/16.387243)
- [21] T. Wada *et al.*, "Development of low power cryogenic readout integrated circuits using fully-depleted-silicon-on-insulator CMOS technology for far-infrared image sensors," *J. Low Temp. Phys.*, vol. 167, nos. 5–6, pp. 602–608, 2012, doi: [10.1007/s10909-012-0461-6.](http://dx.doi.org/10.1007/s10909-012-0461-6)
- [22] T. Watabe *et al.*, "Development of cryogenic readout electronics for sensitive far-infrared detectors," *IEEJ Trans. Fundam. Mater.*, vol. 123, no. 10, pp. 976–982, 2003, doi: [10.1541/ieejfms.123.976.](http://dx.doi.org/10.1541/ieejfms.123.976)
- [23] S. J. Angus, A. J. Ferguson, A. S. Dzurak, and R. G. Clark, "Gatedefined quantum dots in intrinsic silicon," *Nano Lett.*, vol. 7, no. 7, pp. 2051–2055, 2007, doi: [10.1021/nl070949k.](http://dx.doi.org/10.1021/nl070949k)
- [24] W. H. Lim *et al.*, "Electrostatically defined few-electron double quantum dot in silicon," *Appl. Phys. Lett.*, vol. 94, no. 17, 2009, Art. no. 173502, doi: [10.1063/1.3124242.](http://dx.doi.org/10.1063/1.3124242)
- [25] A. Emrani, F. Balestra, and G. Ghibaudo, "Generalized Mobility law for drain current modeling in Si MOS transistors from liquid helium to room temperatures," *IEEE Trans. Electron Devices*, vol. 40, no. 3, pp. 564–569, Mar. 1993, doi: [10.1109/16.199361.](http://dx.doi.org/10.1109/16.199361)
- [26] \overrightarrow{O} . Weber *et al.*, "Accurate investigation of the high – k soft phonon scattering mechanism in metal gate MOSFETs," in *Proc. ESSDERC*, Grenoble, France, 2005, pp. 379–382, doi: [10.1109/ESSDER.2005.1546664.](http://dx.doi.org/10.1109/ESSDER.2005.1546664)
- [27] M. Casse *et al.*, "Carrier transport in HfO₂/metal gate MOSFETs: Physical insight into critical parameters," *IEEE Trans. Electron Devices*, vol. 53, no. 4, pp. 759–768, Apr. 2006, doi: [10.1109/TED.2006.870888.](http://dx.doi.org/10.1109/TED.2006.870888)
- [28] M. Shin *et al.*, "Low temperature characterization of mobility in 14 nm FD-SOI CMOS devices under interface coupling conditions," *Solid State Electron.*, vol. 108, pp. 30–35, Jun. 2015, doi: [10.1016/j.sse.2014.12.013.](http://dx.doi.org/10.1016/j.sse.2014.12.013)
- [29] M. Shi et al., "In depth characterization of electron transport in 14 nm FD-SOI CMOS devices," *Solid State Electron.*, vol. 112, pp. 13–18, Oct. 2015, doi: [10.1016/j.sse.2015.02.012.](http://dx.doi.org/10.1016/j.sse.2015.02.012)
- [30] S. Burignat et al., "Substrate impact on threshold voltage and subthreshold slope of sub-32 nm ultra thin SOI MOSFETs with thin buried oxide and undoped channel," *Solid State Electron.*, vol. 54, no. 2, pp. 213–219, 2010, doi: [10.1016/j.sse.2009.12.021.](http://dx.doi.org/10.1016/j.sse.2009.12.021)
- [31] B. G. Streetman and S. K. Benerjee, *Solid State Electronic Devices*, 6th ed. Upper Saddle River, NJ, USA: Pearson Educ., 2006.
- [32] Z. Lun, D. S. Ang, and C. H. Ling, "A Novel subthreshold slope technique for the extraction of the buried-oxide interface trap density in the fully depleted SOI MOSFET," *IEEE Electron Device Lett.*, vol. 21, no. 8, pp. 411–413, Aug. 2000, doi: [10.1109/55.852967.](http://dx.doi.org/10.1109/55.852967)
- [33] I. M. Hafez, G. Ghibaudo, and F. Balestra, "Assessment of interface state density in silicon metal-oxide-semiconductor transistors at room, liquid-nitrogen, and liquid-helium temperatures," *J. Appl. Phys.*, vol. 67, no. 4, pp. 1950–1952, 1990, doi: [10.1063/1.345572.](http://dx.doi.org/10.1063/1.345572)
- [34] E. Simoen, C. Claeys, and J. A. Martino, "Parameter extraction of MOSFETs operated at low temperature," *J. Phys. IV France*, vol. 6, no. C3, pp. 29–42, 1996, doi: [10.1051/jp4:1996305.](http://dx.doi.org/10.1051/jp4:1996305)
- [35] N. F. Mott and E. A. Davis, *Electronic Processes in Non-Crystalline Materials*, 2nd ed. Oxford, U.K.: Oxford Univ. Press, 1979.
- [36] G. Ghibaudo, "Transport in the inversion layer of a MOS transistor: Use of Kubo-Greenwood formalism," *J. Phys. C Solid State Phys.*, vol. 19, no. 5, p. 767, 1986. [Online]. Available: http://iopscience.iop.org/article/10.1088/0022-3719/19/5/015/meta
- [37] E. Arnold, "Disorder-induced carrier localization in silicon surface inversion layers," *Appl. Phys. Lett.*, vol. 25, no. 12, pp. 12–15, 1974, doi: [10.1063/1.1655369.](http://dx.doi.org/10.1063/1.1655369)
- [38] L. Brunet *et al.*, "New method to extract interface states density at the back and the front gate interfaces of FDSOI transistors from CV-GV measurements," in *Proc. IEEE Int. SOI Conf.*, vol. 2. Foster City, CA, USA, 2009, pp. 1–2, doi: [10.1109/SOI.2009.5318747.](http://dx.doi.org/10.1109/SOI.2009.5318747)
- [39] G. de Streel and D. Bol, "Study of back biasing schemes for ULV logic from the gate level to the IP level," *J. Low Power Electron. Appl.*, vol. 4, no. 3, pp. 168–187, 2014, doi: [10.3390/jlpea4030168.](http://dx.doi.org/10.3390/jlpea4030168)
- [40] A. R. Long *et al.*, "The origin of switching noise in GaAs/AlGaAs lateral gated devices," *Physica E Low-dimensional Syst. Nanostructures*, vol. 34, nos. 1–2, pp. 553–556, 2006, doi: [10.1016/j.physe.2006.03.118.](http://dx.doi.org/10.1016/j.physe.2006.03.118)

P. GALY was born in 1965. He received the Ph.D. degree from the University of Bordeaux, France, in 1994. He also holds a H.D.R. (Academic Research Supervisor) from LAAS CNRS University of Toulouse in 2005 after 10 years as an Assistant Professor in Paris, France. He joined STMicroelectronics in 2005 researching on ESD and new solutions for device to SOC level in advanced CMOS and mature technologies (Bulk/FDSOI/planar & FinFET). He develops tooling concepts for robust IP integration and

supervises its developments till production. Moreover, its main Research and Development topics on Fellow Director position are on SCR, T2, TFET, BIMOS transistor, beta-structure, and other innovative devices for emerging applications: neuromorphic, Qubit, electro-thermic activities, and high speed link. He was already involved in National and European projects, such as Fr. Projects: Nano 2012/2017; European Projects: ROBIN/Neuram3/REMINDER/ Flagship Quantum SILiQUON proposal. He has authored or co-authored over 130 publications, three books or chapters, and 50 patents portfolio. He serves in several Technical Program Committee and he is a reviewer for many symposiums and journals, such as ESREF/ESSDERC/IEDM/ICICDT/EUROSOI/CAS/VLSI/IEEE TED/TON/SSE/EDL/JE/JAP.

J. CAMIRAND LEMYRE was born in 1987 in Canada. He received the master's degree from the Université de Sherbrooke in 2012, where he is currently pursing the Ph.D. degree with the Institut quantique. His research interests are directed toward designing semiconductor structures for improved qubit performances. He is interested in co-integration of spin qubits with classical transistors and specialized in spin-orbit coupling engineering with micromagnet arrays for semiconductor qubits.

P. LEMIEUX was born in 1996 in Canada. He is currently pursuing the bachelor's degree in electrical engineering with the Université de Sherbrooke and currently pursuing the Diploma degree. His research interests are mainly centralized on MOS structures characterization, modeling, and simulation for gas sensing and spin qubit applications. He is interested in various other fields of electrical engineering such as signal processing and mixed-signal IC designing.

F. ARNAUD received the master's degree in electronics from the Superior School of Electricity, Paris University. He joined STMicroelectronics in 1995. He started the ramp-up of 0.35-um CMOS technology as an FEOL Engineer. In 2008, he spent two and half years in Fishkill area working in ISDA semi-conductor alliance led by IBM as a 32/28-nm Device Manager. He moved back to Crolles site, France, in 2010, where he took the responsibility of the 28-nm program development for both bulk and FDSOI technologies as

the Director. Since 2016, he has been driving 28FDSOI-eNVM technology development Research and Development program.

D. DROUIN received the electrical engineering degree in 1994 and the Ph.D. degree in mechanical engineering in 1998. He is a holder of NSERC/IBM Industrial Research Chair on Smarter Microelectronics Packaging for Performance Scaling and has been a Professor with the Electrical and Computer Engineering Department, Universite de Sherbrooke since 1999. He has expertise in the fields of nanoelectronics (RRAM, TFT, MiM, Gas and pHsensors) and materials characterization (SEM, CL, EDX, XPS).

M. PIORO-LADRIÈRE received the Ph.D. in experimental physics from Université de Sherbrooke, in 2005 in partnership with the National Research Council of Canada (NRC), winning the NRC Exceptional Accomplishment Award in the process. He was then welcomed as a Post-Doctoral Fellow with the Japan Science and Technology Agency from 2005 to 2009, where he pioneered a micromagnet approach to realize efficient single spin rotations, which is currently used worldwide in spin-based quantum information pro-

cessing research. He was recruited as an expert in spin qubit technology back in 2009 by Université de Sherbrooke, in collaboration with the Canadian Institute for Advanced Research (CIFAR), to jumpstart the first research program in Canada that utilize components found in today's microchips to ultimately create a quantum computer. He has been the Deputy Director of Institut quantique, Université de Sherbrooke since 2016. He has authored 50 peer-reviewed articles and three patents. He is a CIFAR Fellow with the Quantum Information Science Program, and a member of Unité Mixte Internationale - Laboratoire Nanotechnologies and Nanosystèmes, CNRS, France.