

Received 19 December 2017; revised 27 February 2018; accepted 23 March 2018. Date of publication 3 April 2018;  
date of current version 31 August 2018. The review of this paper was arranged by Editor N. Collaert.

Digital Object Identifier 10.1109/JEDS.2018.2822758

# Impact of Atomic Layer Deposition High k Films on Slow Trap Density in Ge MOS Interfaces With $\text{GeO}_x$ Interfacial Layers Formed by Plasma Pre-Oxidation

MENGNAN KE<sup>✉</sup>, MITSURU TAKENAKA (Member, IEEE), AND SHINICHI TAKAGI (Member, IEEE)

Department of Electrical Engineering and Information Systems, University of Tokyo, Tokyo 113-8656, Japan

CORRESPONDING AUTHOR: M. KE (e-mail: kiramn@mosfet.t.u-tokyo.ac.jp)

This work was supported in part by the Grant-in-Aid for Scientific Research through the Ministry of Education, Culture, Sports, Science, and Technology in Japan under Grant 17H06148, and in part by JST-CREST, Japan under Grant JPMJCR1332.

**ABSTRACT** For realizing of Ge complementary metal–oxide–semiconductor with a Ge gate stack with thin equivalent oxide thickness, low interface state density ( $D_{it}$ ) and high reliability. In this paper, we examine the slow trap behaviors in the ALD high-k materials including  $\text{Al}_2\text{O}_3$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$ , and  $\text{La}_2\text{O}_3$  on  $\text{GeO}_x/\text{Ge}$  interfaces, where the  $\text{GeO}_x$  interfacial layers are formed by plasma pre-oxidation. The C–V curves,  $D_{it}$  and slow trap density of the high-k/ $\text{GeO}_x/n$ - and p- Ge MOS capacitors are evaluated and compared. The Ge 3d spectra in X-ray photoemission spectroscopy are also compared among the  $\text{Al}_2\text{O}_3$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$ , and  $\text{La}_2\text{O}_3$  on  $\text{GeO}_x/\text{Ge}$  structures. It is found that  $\text{Al}_2\text{O}_3$  provides the lowest slow trap density for both electrons and holes in comparison with  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$ , and  $\text{La}_2\text{O}_3$  high-k films, while similar  $D_{it}$  values are observed among the MOS interfaces with  $\text{Al}_2\text{O}_3$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$ , and  $\text{La}_2\text{O}_3$ . The additional slow traps in the MOS capacitors with  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$ , and  $\text{La}_2\text{O}_3$  are attributable to any defects in the high-k films and/or the interfaces with  $\text{GeO}_x$ .

**INDEX TERMS** Slow trap density, Ge, MOS interfaces, plasma oxidation, ALD high-k films.

## I. INTRODUCTION

Since the scaling of Si complementary metal–oxide–semiconductor (CMOS) has been approaching the physical limit year by year, a Ge channel with higher electron and hole mobility than Si can be a replacement suitable for enhancement of higher performance CMOS with low power supply voltage [1]. Here, one of the critical challenges for fabrication Ge-MOSFETs is to satisfy the requirements on Ge gate stacks such as thin equivalent oxide thickness (EOT), low interface state density ( $D_{it}$ ), high channel mobility and superior long term reliability [2]–[11].

$\text{Al}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  and  $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  structures fabricated by plasma post oxidation (PPO) have been reported as one of the realistic gate stacks with very thin EOT [12]–[15]. Here, electron cyclotron resonance (ECR) oxygen plasma has been employed to form the  $\text{GeO}_x/\text{Ge}$  interfacial layers through oxidizing the Ge interfaces through

the  $\text{Al}_2\text{O}_3/\text{Ge}$  and  $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{Ge}$  structures. The MOS gate stacks with 1-nm-thick or thinner EOT and low  $D_{it}$  of  $\sim 10^{11} \text{ eV}^{-1}\text{cm}^{-2}$  have been obtained. However, a large amount of slow traps existing at the Ge MOS interfaces and resulting poor bias-temperature instability (BTI) characteristics have been becoming one of the most critical remaining issues for Ge CMOS realization [16]–[18].

In order to reduce the slow trap density, understanding of the physical origins of slow traps is indispensable. Recent studies have reported that the defects in  $\text{Al}_2\text{O}_3$  [17]–[20] and Ge oxides [21]–[23] could be the physical origins of slow traps in  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  MOS structure. We recently examined the slow trap behaviors of ALD  $\text{Al}_2\text{O}_3/\text{GeO}_x/n$ - and p-Ge MOS interfaces with changing the thicknesses of  $\text{Al}_2\text{O}_3$  and  $\text{GeO}_x$  [21], [23]. It has been found that the main slow traps of electrons, responsible for the hysteresis in the  $\text{Al}_2\text{O}_3/\text{GeO}_x/n$ -Ge interfaces, can locate near the  $\text{GeO}_x/\text{Ge}$

interfaces [21], while the main slow traps for holes, responsible for the hysteresis in the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/p-Ge interfaces, can locate near the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub> interfaces [23].


Also, we compared the slow trap density ( $\Delta N_{st}$ ) of ALD Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/n- and p-Ge MOS formed by pre-oxidation of Ge and PPO. It has been found, as a result, that some amount of slow traps are additionally generated during the PPO process near conduction band side, suggesting that any reaction of Al<sub>2</sub>O<sub>3</sub> and GeO<sub>x</sub> and/or inter-diffusion of Al atoms in GeO<sub>x</sub> interfacial layers can create slow traps during PPO [23]. These results mean that the formation of the GeO<sub>x</sub> interfacial layers by pre-oxidation is more suitable with a same level  $D_{it}$  for high reliability Ge gate stacks than those formed by PPO. However, post Al<sub>2</sub>O<sub>3</sub> ALD on GeO<sub>x</sub>/Ge formed by plasma pre-oxidation is hard to continue the EOT scaling [24]–[28]. Thus, higher-k materials are needed to further scale the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks. However, the impact of different high-k materials on  $\Delta N_{st}$  in the high-k/GeO<sub>x</sub>/Ge MOS interfaces has not been examined yet.

In this study, we compare  $D_{it}$  and  $\Delta N_{st}$  of the Y<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub> and La<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge interfaces prepared by high-k film post ALD on the plasma pre-oxidation GeO<sub>x</sub>/Ge structures with those of the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge ones, in order to evaluate the influence of the post ALD high-k films on interface traps of the GeO<sub>x</sub>/Ge MOS structures with pre-oxidation. The process and structural parameters of the MOS structures with post ALD Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub> and La<sub>2</sub>O<sub>3</sub> are systematically varied. Here, we focus on the location of slow traps in the high-k/GeO<sub>x</sub>/Ge structures, as studied in Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge structures [23]. Also, we investigate the difference in the properties of interface traps and slow traps between n- and p-Ge MOS interfaces. In addition, the high k/GeO<sub>x</sub>/Ge structures are analyzed by X-ray photoemission spectroscopy (XPS) in order to obtain the understanding of the physical origin of slow traps in the high-k/GeO<sub>x</sub>/Ge gate stacks.

## II. EXPERIMENTAL

Figure 1 shows the structure of fabricated Au/Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub> and La<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge gate stacks by plasma pre-oxidation, used in this study. Here, the amount of slow traps in these MOS interfaces is evaluated by changing post ALD high-k materials in order to study the effects of the different high-k materials on the slow trap properties. The thickness of Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub> or La<sub>2</sub>O<sub>3</sub> was 10 nm. The thickness of GeO<sub>x</sub> formed by plasma pre-oxidation, evaluated by ellipsometry, was 1.4 nm. The device fabrication flow is also shown in Fig. 1. First, n- and p-type (100) Ge wafers with a donor and acceptor concentration, respectively, of  $10^{16}$  cm<sup>-3</sup> were cleaned by de-ionized water, acetone and HF. After the pre-cleaning, plasma pre-oxidation was performed by using ECR plasma of Ar (9 sccm) and O<sub>2</sub> (3 sccm) at 300 °C under microwave power of 650 W. Here, the oxidation time was 10 s in order to form 1.4-nm-thick GeO<sub>x</sub>. Subsequently, 10-nm-thick Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, or La<sub>2</sub>O<sub>3</sub>

was deposited at 300 °C by a same ALD system. The precursors for ALD Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub>, and La<sub>2</sub>O<sub>3</sub> are (CH<sub>3</sub>)<sub>3</sub>Al, (CpMe)<sub>3</sub>Y, Hf(NEtMe)<sub>4</sub> and (C<sub>3</sub>H<sub>7</sub>C<sub>5</sub>H<sub>4</sub>)<sub>3</sub>La, respectively. Water was used as the oxidant. Post deposition annealing (PDA) was performed for 30 min at 400 °C in N<sub>2</sub> ambient, which is the same as the conditions verified by the previous works [29], [30], followed by the formation of 100-nm-thick Au gate electrodes and 100-nm-thick Al back contacts by thermal evaporation.



**FIGURE 1.** Process flow and structure of 10-nm-thick high-k/1.4-nm-thick GeO<sub>x</sub>/Ge MOS interfaces.

$D_{it}$  was evaluated by the conductance method. The slow trap density ( $\Delta N_{st}$ ) was evaluated from the hysteresis in the C-V sweep as a function of the effective oxide field ( $E_{ox}$ ). Here,  $E_{ox}$  and  $\Delta N_{st}$  were determined [18] by


$$E_{ox} = (V_G - V_{FB})/CET$$

$$q\Delta N_{st} = C_{ox}\Delta V_{hys}.$$

## III. RESULTS AND DISCUSSION

Figure 2 shows the C-V curves of the 10-nm-thick Al<sub>2</sub>O<sub>3</sub>, Y<sub>2</sub>O<sub>3</sub>, HfO<sub>2</sub> and La<sub>2</sub>O<sub>3</sub>/1.4-nm-thick GeO<sub>x</sub>/n- and p-Ge MOS capacitors with ECR plasma oxidation prior to ALD high-k films deposition. The C-V curve of Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/n-Ge has larger flat band voltage ( $V_{fb}$ ) shift than those of the other high-k materials, meaning that more negative charges are included in ALD Al<sub>2</sub>O<sub>3</sub> films or the interfaces. It is observed, however, that the hysteresis of the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/n- or p-Ge MOS interfaces is significantly smaller than the HfO<sub>2</sub> and Y<sub>2</sub>O<sub>3</sub> ones. Also, the La<sub>2</sub>O<sub>3</sub>/GeO<sub>x</sub>/Ge MOS capacitors have the largest capacitance value among all of the capacitors, while also shows a very small hysteresis. This result suggests that La<sub>2</sub>O<sub>3</sub> can be a good choice for the Ge gate stacks with low defect densities.

Here, accurate evaluation of  $D_{it}$  from C-V curves is not easy for Ge MOS interfaces at room temperature, because of the strong minority carrier response due to the narrow band gap of Ge [31]. So, we used the low temperature conductance method. Here, temperature was varied from 180 K to 250 K. Also, surface potential fluctuation ( $\sigma_s$ ) was taken into account by the equation,  $D_{it} = \left(\frac{G_p}{\omega}\right)_{fp} f_D(\sigma_s)$  for evaluating  $D_{it}$ . [32] Figure 3 shows the energy




**FIGURE 2.** C-V curves of 10-nm-thick  $\text{Al}_2\text{O}_3$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$ /1.4-nm-thick  $\text{GeO}_x/\text{Ge}$  gate stacks with plasma pre-oxidation.

distributions of  $D_{it}$  of (a) the 10-nm-thick  $\text{Al}_2\text{O}_3$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$ /1.4-nm-thick  $\text{GeO}_x/\text{Ge}$  MOS interfaces and (b) p-Ge MOS interfaces with plasma pre-oxidation. The variation of  $D_{it}$  with changing the ALD high-k materials is very small. It is found that  $D_{it}$  is almost in a similar range from  $1 \times 10^{11}$  to  $1 \times 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$  for both the n- and p- Ge MOS interfaces, though  $\text{HfO}_2$  has slightly higher  $D_{it}$ . This result indicates the effectiveness of 1.4-nm-thick  $\text{GeO}_x/\text{Ge}$  interfaces formed by plasma pre-oxidation against the  $D_{it}$  increase associated with the high-k films ALD.


Figure 4 shows  $\Delta N_{st}$  of the 10-nm-thick  $\text{Al}_2\text{O}_3$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$  /1.4-nm-thick  $\text{GeO}_x/\text{Ge}$  MOS interfaces with plasma pre-oxidation as a function of  $E_{ox}$ . Here, the values of the voltage acceleration factor ( $\gamma$ ), determined by equation  $\Delta N_{st} \sim kE_{ox}^\gamma$  [18], are also shown in Fig. 4. It is found that  $\Delta N_{st}$  of the  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{n- or p-Ge}$  MOS interfaces is significantly lower than those of the MOS interfaces with the other high-k films. These results clearly show that the ALD  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$  films introduce additional slow traps in the high-k/ $\text{GeO}_x/\text{Ge}$  gate stacks in comparison with  $\text{Al}_2\text{O}_3$ . There can be three possible physical origins of the additional slow traps; (1) slow traps inside high-k films (2) high-k/ $\text{GeO}_x$  interface traps and (3) trap generation inside  $\text{GeO}_x$ . Actually, high-k/ $\text{GeO}_x$  interface traps and new traps inside  $\text{GeO}_x$  can be created by any chemical reaction at the high-k/ $\text{GeO}_x$  interfaces, and intermixing or diffusion of high-k species. It can be concluded, as a result, that the  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  interfaces have the weaker reaction and inter-diffusion at the  $\text{Al}_2\text{O}_3/\text{GeO}_x$  interfaces as well as the lower slow trap density inside  $\text{Al}_2\text{O}_3$  than the interfaces with the other high-k materials.

On the other hand,  $\Delta N_{st}$  of the  $\text{La}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  structure has the different  $E_{ox}$  dependence from the other structures. Here,  $\Delta N_{st}$  does not increase or even decreases with increasing  $E_{ox}$ , resulting in the smaller hysteresis in higher  $E_{ox}$ .



**FIGURE 3.** Relationship between energy and  $D_{it}$  of (a) 10-nm-thick  $\text{Al}_2\text{O}_3$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$ /1.4-nm-thick  $\text{GeO}_x/\text{n-Ge}$  and (b) p-Ge with plasma pre-oxidation.

This behavior is attributable to the decrease in  $V_{fb}$  with increasing the positive gate bias, suggesting the existence of the ferroelectric nature or any positive ion drift. The similar




**FIGURE 4.** Relationship between  $E_{ox}$  and  $\Delta N_{st}$  of (a) 10-nm-thick  $\text{Al}_2\text{O}_3$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$ /1.4-nm-thick  $\text{GeO}_x/\text{n-Ge}$  and (b) p-Ge with plasma pre-oxidation.


properties have already been reported in  $\text{La}_2\text{O}_3/\text{InGaAs}$  gate stacks [33], [34].

In order to examine the physical origins of the increase in the slow trap density in high-k/ $\text{GeO}_x/\text{Ge}$  interfaces, we measured the Ge 3d XPS spectra for the 1-nm-thick  $\text{Al}_2\text{O}_3$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$ /1.4-nm-thick  $\text{GeO}_x/\text{Ge}$  structures with plasma pre-oxidation. The results are shown in Fig. 5. We can observe peaks around a binding energy higher by  $\sim 3$  eV from that of the  $\text{Ge}^0$  peak, attributed to Ge oxides, for all the ALD high-k films. These peak energies and the peak shape are quite similar to that of the  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  structure, suggesting that ALD  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$  films have no significant influence on the structures of the  $\text{GeO}_x$  interfacial layers through the diffusion and/or reactions of Y, Hf and La atoms incorporated in the high-k films. In addition, it might be unlikely to consider that diffused high-k atoms newly create slow traps near the  $\text{GeO}_x/\text{Ge}$  interfaces, because the  $D_{it}$  values has almost no change among the  $\text{Al}_2\text{O}_3$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  MOS interfaces, as shown in Fig. 3.

As a result, the additional increase in  $\Delta N_{st}$  in the  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  MOS interfaces are attributable to the contribution of slow traps included in the ALD high-k materials and/or high-k/ $\text{GeO}_x$  interfaces.



**FIGURE 5.** Ge 3d XPS spectra of 1-nm-thick  $\text{Al}_2\text{O}_3$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$ /1.4-nm-thick  $\text{GeO}_x/\text{Ge}$  interfaces with plasma pre-oxidation.



**FIGURE 6.** Schematic diagram of possible positions of slow traps of (a)  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{n-Ge}$  and (b) p-Ge (c)  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  or  $\text{La}_2\text{O}_3/\text{GeO}_x/\text{n-Ge}$  and (d) p-Ge MOS interfaces by plasma pre-oxidation. The positions of slow traps of (a)  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{n-Ge}$  and (b) p-Ge have been reported in reference [23].

Finally, we summarize a schematic diagram of possible locations of slow traps in the  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{n-}$  and p-Ge MOS interfaces and  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3/\text{GeO}_x/\text{n-}$  and p-Ge MOS interfaces with plasma pre-oxidation, as shown in Fig. 6. The slow traps for electrons can locate near the  $\text{GeO}_x/\text{Ge}$  MOS interfaces, which has been previously

clarified by evaluating  $\Delta N_{st}$  in the  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{n-Ge}$  MOS capacitors and n-MOSFETs with the different thickness of  $\text{Al}_2\text{O}_3$  and  $\text{GeO}_x$  [21], as shown in Fig. 6(a). On the other hand, the slow traps for holes in  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  MOS interfaces can locate around the  $\text{Al}_2\text{O}_3/\text{GeO}_x$  interface, shown in Fig. 6(b) [23]. In addition, the experimental findings of the larger slow trap density in  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3/\text{GeO}_x/\text{n-}$  and p-Ge MOS interfaces and no change in the Ge 3d XPS signal suggest that much larger amounts of additional slow traps for both electrons and holes can locate near the interfaces of  $\text{GeO}_x$  with ALD  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$ , probably inside the high-k films, as shown in Fig. 6(c) and (d). As a result, particularly in the high-k/ $\text{GeO}_x/\text{n-Ge}$  MOS interfaces, the main slow trap position for electrons can change from the  $\text{GeO}_x/\text{Ge}$  interfaces to the high-k/ $\text{GeO}_x$  interfaces or inside the high-k films by replacing the high-k materials from  $\text{Al}_2\text{O}_3$  to  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$ . It has not been clear yet, however, whether the physical origins of the additional slow traps can be due to any defects in high-k films or defect states specific to the high-k/ $\text{GeO}_x$  interfaces. Further studies are needed to identify the detailed picture of the responsible trap states.

#### IV. CONCLUSION

We have investigated the slow trap density in ALD  $\text{Al}_2\text{O}_3$ ,  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3/\text{GeO}_x/\text{n-}$  and p-Ge MOS interfaces with pre-oxidation by ECR plasma. It was found, as a consequence, that the  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3/\text{GeO}_x/\text{n-}$  and p-Ge MOS interfaces include much larger amounts of slow traps for both electrons and holes than the  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{n-}$  and p-Ge MOS interfaces, while  $D_{it}$  has almost similar values of as low as  $1 \times 10^{11}$  to  $1 \times 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$  among the four interfaces. The XPS results have also shown no significant difference in the  $\text{GeO}_x$  interfacial layer structures among the  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  MOS interfaces. As a result, the higher density of slow trap for electrons and holes in the  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  MOS interfaces is attributable to any defects in the ALD  $\text{Y}_2\text{O}_3$ ,  $\text{HfO}_2$  and  $\text{La}_2\text{O}_3$  films and/or at the interfaces with  $\text{GeO}_x$  near the conduction and valence band edge of Ge.

#### REFERENCES

- [1] S. Takagi *et al.*, "Device structures and carrier transport properties of advanced CMOS using high mobility channels," *Solid-State Electron.*, vol. 51, no. 4, pp. 526–536, Apr. 2007, doi: [10.1016/j.sse.2007.02.017](https://doi.org/10.1016/j.sse.2007.02.017).
- [2] Y. Fukuda, T. Ueno, S. Hirono, and S. Hashimoto, "Electrical characterization of germanium oxide/germanium interface prepared by electron-cyclotron-resonance plasma irradiation," *Jpn. J. Appl. Phys.*, vol. 44, no. 9B, pp. 6981–6984, 2005, doi: [10.1143/JJAP.44.6981](https://doi.org/10.1143/JJAP.44.6981).
- [3] A. Delabie *et al.*, "Effective electrical passivation of Ge(100) for high-k gate dielectric layers using germanium oxide," *Appl. Phys. Lett.*, vol. 91, no. 8, Jul. 2007, Art. no. 082904, doi: [10.1063/1.2773759](https://doi.org/10.1063/1.2773759).
- [4] K. Kita *et al.*, "Direct evidence of GeO volatilization from  $\text{GeO}_2/\text{Ge}$  and impact of its suppression on  $\text{GeO}_2/\text{Ge}$  metal-insulator-semiconductor characteristics," *Jpn. J. Appl. Phys.*, vol. 47, no. 4, pp. 2349–2353, 2008, doi: [10.1143/JJAP.47.2349](https://doi.org/10.1143/JJAP.47.2349).
- [5] D. Kuzum *et al.*, "Ge-interface engineering with ozone oxidation for low interface-state density," *IEEE Electron Device Lett.*, vol. 29, no. 4, pp. 328–330, Apr. 2008, doi: [10.1109/LED.2008.918272](https://doi.org/10.1109/LED.2008.918272).
- [6] T. Hosoi *et al.*, "Origin of flatband voltage shift and unusual minority carrier generation in thermally grown  $\text{GeO}_2/\text{Ge}$  metal-oxide-semiconductor devices," *Appl. Phys. Lett.*, vol. 94, no. 20, May 2009, Art. no. 202112, doi: [10.1063/1.3143627](https://doi.org/10.1063/1.3143627).
- [7] C. H. Lee *et al.*, " $\text{Ge}/\text{GeO}_2$  interface control with high-pressure oxidation for improving electrical characteristics," *Appl. Phys. Exp.*, vol. 2, no. 7, p. 1404, Jul. 2010, doi: [10.1143/APEX.2.071404](https://doi.org/10.1143/APEX.2.071404).
- [8] K. Morii, T. Iwasaki, R. Nakane, M. Takenaka, and S. Takagi, "High-performance  $\text{GeO}_2/\text{Ge}$  nMOSFETs with source/drain junctions formed by gas-phase doping," *IEEE Electron Device Lett.*, vol. 31, no. 10, pp. 1092–1094, Oct. 2010, doi: [10.1109/LED.2010.2061211](https://doi.org/10.1109/LED.2010.2061211).
- [9] D. Kuzum *et al.*, "High-mobility Ge N-MOSFETs and mobility degradation mechanisms," *IEEE Electron Device Lett.*, vol. 32, no. 1, pp. 59–66, Jan. 2011, doi: [10.1109/TED.2010.2088124](https://doi.org/10.1109/TED.2010.2088124).
- [10] C. H. Lee, T. Nishimura, K. Nagashio, K. Kita, and A. Toriumi, "High-electron-mobility  $\text{GeO}_2/\text{Ge}$  n-MOSFETs with two-step oxidation," *IEEE Trans. Electron Devices*, vol. 58, no. 5, pp. 1295–1301, May 2011, doi: [10.1109/TED.2011.2111373](https://doi.org/10.1109/TED.2011.2111373).
- [11] K. Hirayama *et al.*, "Fabrication of Ge metal-oxide-semiconductor capacitors with high-quality interface by ultrathin  $\text{SiO}_2/\text{GeO}_2$  bilayer passivation and postmetallization annealing effect of Al," *Jpn. J. Appl. Phys.*, vol. 50, no. 4S, 2010, Art. no. 04DA10, doi: [10.1143/JJAP.50.04DA10](https://doi.org/10.1143/JJAP.50.04DA10).
- [12] R. Zhang, T. Iwasaki, N. Taoka, M. Takenaka, and S. Takagi, " $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  gate stacks with low interface trap density fabricated by electron cyclotron resonance plasma postoxidation," *Appl. Phys. Lett.*, vol. 98, no. 11, Dec. 2011, Art. no. 112902, doi: [10.1063/1.3564902](https://doi.org/10.1063/1.3564902).
- [13] R. Zhang *et al.*, "High-mobility Ge p- and n-MOSFETs with 0.7-nm EOT using  $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  gate stacks fabricated by plasma postoxidation," *IEEE Trans. Electron Devices*, vol. 60, no. 3, pp. 927–934, Mar. 2013, doi: [10.1109/TED.2013.2238942](https://doi.org/10.1109/TED.2013.2238942).
- [14] R. Zhang, J. C. Lin, X. Yu, M. Takenaka, and S. Takagi, "Impact of plasma post oxidation temperature on interface trap density and roughness at  $\text{GeO}_x/\text{Ge}$  interfaces," *Microelectron. Eng.*, vol. 109, pp. 97–100, Sep. 2013, doi: [10.1016/j.mee.2013.03.034](https://doi.org/10.1016/j.mee.2013.03.034).
- [15] R. Zhang, T. Iwasaki, N. Noriyuki, M. Takenaka, and S. Takagi, "High-mobility Ge pMOSFET with 1-nm EOT  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  gate stack fabricated by plasma post oxidation," *IEEE Trans. Electron Devices*, vol. 59, no. 2, pp. 335–341, Feb. 2012, doi: [10.1109/TED.2011.2176495](https://doi.org/10.1109/TED.2011.2176495).
- [16] R. Zhang, N. Taoka, P. Huang, M. Takenaka, and S. Takagi, "1-nm-thick EOT high mobility Ge n- and p-MOSFETs with ultrathin  $\text{GeO}_x/\text{Ge}$  MOS interfaces fabricated by plasma post oxidation," in *Proc. IEEE Int. Electron Devices Meeting*, Washington, DC, USA, 2011, pp. 642–645, doi: [10.1109/IEDM.2011.6131630](https://doi.org/10.1109/IEDM.2011.6131630).
- [17] J. Franco *et al.*, "RTN and BTI-induced time-dependent variability of replacement metal-gate high-k InGaAs FinFETs," in *Proc. IEEE Int. Electron Devices Meeting*, San Francisco, CA, USA, 2014, pp. 506–509, doi: [10.1109/IEDM.2014.7047087](https://doi.org/10.1109/IEDM.2014.7047087).
- [18] G. Groeseneken *et al.*, "BTI reliability of advanced gate stacks for beyond-silicon devices: Challenges and opportunities," in *Proc. IEEE Int. Electron Devices Meeting*, San Francisco, CA, USA, 2014, pp. 828–831, doi: [10.1109/IEDM.2014.7047168](https://doi.org/10.1109/IEDM.2014.7047168).
- [19] A. Vais *et al.*, "Impact of starting measurement voltage relative to flat-band voltage position on the capacitance-voltage hysteresis and on the defect characterization of InGaAs/high-k metal-oxide-semiconductor stacks," *Appl. Phys. Lett.*, vol. 107, no. 22, Dec. 2015, Art. no. 223504, doi: [10.1063/1.4936991](https://doi.org/10.1063/1.4936991).
- [20] M. Ke *et al.*, "Fabrication and MOS interface properties of ALD  $\text{AlYO}_3/\text{GeO}_x/\text{Ge}$  gate stacks with plasma post oxidation," *Microelectron. Eng.*, vol. 147, pp. 244–248, Nov. 2015, doi: [10.1016/j.mee.2015.04.079](https://doi.org/10.1016/j.mee.2015.04.079).
- [21] M. Ke, X. Yu, C. Chang, M. Takenaka, and S. Takagi, "Properties of slow traps of ALD  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  nMOSFETs with plasma post oxidation," *Appl. Phys. Lett.*, vol. 109, no. 3, Jul. 2016, Art. no. 032101, doi: [10.1063/1.4958890](https://doi.org/10.1063/1.4958890).
- [22] M. Ke, M. Takenaka, and S. Takagi, "Reduction of slow trap density of  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{n-Ge}$  MOS interfaces by inserting ultrathin  $\text{Y}_2\text{O}_3$  interfacial layers," *Microelectron. Eng.*, vol. 178, pp. 132–136, Jun. 2017, doi: [10.1016/j.mee.2017.04.021](https://doi.org/10.1016/j.mee.2017.04.021).
- [23] M. Ke, M. Takenaka, and S. Takagi, "Understanding of slow traps generation in plasma oxidation  $\text{GeO}_x/\text{Ge}$  MOS interfaces with ALD high-k layers," in *Proc. ESSDERC*, Leuven, Belgium, 2017, pp. 296–299, doi: [10.1109/ESSDERC.2017.8066650](https://doi.org/10.1109/ESSDERC.2017.8066650).

- [24] A. Delabie *et al.*, "Atomic layer deposition of high-k dielectric layers on Ge and III-V MOS channels," *ECS Trans.*, vol. 16, no. 10, pp. 671–685, 2008, doi: [10.1149/1.2986824](https://doi.org/10.1149/1.2986824).
- [25] A. Delabie *et al.*, "H<sub>2</sub>O- and O<sub>3</sub>-based atomic layer deposition of high- $\kappa$  dielectric films on GeO<sub>2</sub> passivation layers," *J. Electrochem. Soc.*, vol. 156, no. 10, pp. G163–G167, 2009, doi: [10.1149/1.3200902](https://doi.org/10.1149/1.3200902).
- [26] M. Kobayashi *et al.*, "Radical oxidation of germanium for interface gate dielectric GeO<sub>2</sub> formation in metal-insulator-semiconductor gate stack," *J. Appl. Phys.*, vol. 106, no. 10, pp. 1–7, 2004, doi: [10.1063/1.3259407](https://doi.org/10.1063/1.3259407).
- [27] R. Zhang, T. Iwasaki, N. Taoka, M. Takenaka, and S. Takagi, "Suppression of ALD-induced degradation of Ge MOS interface properties by low power plasma nitridation of GeO<sub>2</sub>," *J. Electrochem. Soc.*, vol. 158, no. 8, pp. G178–G184, 2011, doi: [10.1149/1.3599065](https://doi.org/10.1149/1.3599065).
- [28] L. Nyns *et al.*, "Interface and border traps in Ge-based gate stacks," *ECS Trans.*, vol. 35, no. 3, pp. 465–480, 2011, doi: [10.1149/1.3569938](https://doi.org/10.1149/1.3569938).
- [29] R. Zhang, "Formation of Ge gate stack structures by plasma post oxidation and their applications to Ge CMOS devices," Ph.D. dissertation, Dept. Elect. Eng. Inf. Syst., Univ. Tokyo, Tokyo, Japan, 2012, p. 127.
- [30] K. Tanaka, R. Zhang, M. Takenaka, and S. Takagi, "Quantitative evaluation of slow traps near Ge MOS interfaces by using time response of MOS capacitance," *Jpn. J. Appl. Phys.*, vol. 54, Mar. 2015, Art. no. 04DA02, doi: [10.7567/JJAP.54.04DA02](https://doi.org/10.7567/JJAP.54.04DA02).
- [31] S. Takagi, N. Taoka, and M. Takenaka, "Interfacial Control and Electrical Properties of Ge MOS structures," *ECS Trans.*, vol. 19, no. 2, pp. 67–85, 2009, doi: [10.1149/1.3122086](https://doi.org/10.1149/1.3122086).
- [32] J. R. Brews, "Rapid interface parameterization using a single MOS conductance curve," *Solid-State Electron.*, vol. 26, no. 8, pp. 711–716, Aug. 1983, doi: [10.1016/0038-1101\(83\)90030-8](https://doi.org/10.1016/0038-1101(83)90030-8).
- [33] C.-Y. Chang *et al.*, "Impact of La<sub>2</sub>O<sub>3</sub>/InGaAs MOS interface on InGaAs MOSFET performance and its application to InGaAs negative capacitance FET," in *Proc. IEEE Int. Electron Devices Meeting*, San Francisco, CA, USA, 2016, pp. 322–325, doi: [10.1109/IEDM.2016.7838404](https://doi.org/10.1109/IEDM.2016.7838404).
- [34] C.-Y. Chang, K. Endo, K. Kato, M. Takenaka, and S. Takagi, "Modulation of sub-threshold properties of InGaAs MOSFETs by La<sub>2</sub>O<sub>3</sub> gate dielectrics," *AIP Adv.*, vol. 7, no. 9, 2017, Art. no. 095215, doi: [10.1063/1.4999958](https://doi.org/10.1063/1.4999958).



**MITSURU TAKENAKA** (M'02) was born in Kobe, Japan, in 1975. He received the B.E., M.E., and Ph.D. degrees in electronic engineering from the University of Tokyo, Japan, in 1998, 2000, and 2003, respectively.

From 2003 to 2007, he was a Research Fellow of the Optoelectronics Industry and Technology Development Association, where he was engaged in research on photonic routers. In 2007, he joined the Department of Electrical Engineering, University of Tokyo, as a Lecturer. In 2008, he became an Associate Professor with the Department of Electrical Engineering and Information Systems, University of Tokyo, where he currently works. His research interests presently focus on heterogeneous integration of III-V/Ge/2D materials on Si platform for electronic-photonic integrated circuits.

Dr. Takenaka was a recipient of the Young Scientist Award for the Presentation of an Excellent Paper in 2003 from the Japan Society of Applied Physics (JSAP), and the Young Researchers' Award in 2005 from the Institute of Electronics, Information, and Communication Engineers (IEICE). He is a member of IEEE Photonics Society, IEICE, and JSAP.



**MENGNAN KE** was born in Shenyang, China. He received the B.E. degree in microelectronics from the South China University of Technology, Guangzhou, China, in 2012, and the M.E. degree in electrical engineering from the University of Tokyo, Tokyo, Japan, in 2015, where he is currently pursuing the Ph.D. degree with the Department of Electrical Engineering and Information Systems.

He was a recipient of the Young Scientist Presentation Award in 2018 from the Japan Society of Applied Physics.

His current research interests include high reliability Ge MOS interfaces and high performance Ge MOSFETs.

**SHINICHI TAKAGI** (M'93) was born in Tokyo, Japan, in 1959. He received the B.S., M.S., and Ph.D. degrees in electronic engineering from the University of Tokyo, Tokyo, Japan, in 1982, 1984, and 1987, respectively. He joined the Toshiba Research and Development Center, Japan, in 1987. From 1993 to 1995, he was a Visiting Scholar with Stanford University. In 2003, he moved to the University of Tokyo, where he is currently working as a Professor with the Department of Electrical Engineering and Information Systems, School of Engineering. His recent interests include the science and the technologies of advanced CMOS devices.