Received 15 February 2018; revised 20 March 2018; accepted 22 March 2018. Date of publication 27 March 2018; date of current version 9 April 2018. The review of this paper was arranged by Editor C.-M. Zetterling.

Digital Object Identifier 10.1109/JEDS.2018.2819681

Suppression of Punch-Through Current in 3 kV 4H-SiC Reverse-Blocking MOSFET by Using Highly Doped Drift Layer

SEIGO MOR[I](https://orcid.org/0000-0002-0800-823X) ¹, MASATOSHI AKETA1, TAKUI SAKAGUCHI1, HIROKAZU ASAHARA1, TAKASHI NAKAMURA1, AND TSUNENOBU KIMOTO² (Fellow, IEEE)

> 1 Research and Development Division, ROHM Company Ltd., Kyoto 615-8585, Japan 2 Department of Electronic Science and Engineering, Kyoto University, Kyoto 615-8510, Japan CORRESPONDING AUTHOR: S. MORI (e-mail: seigo.mori@dsn.rohm.co.jp)

ABSTRACT Low on-resistance 4H-SiC reverse-blocking (RB) metal–oxide–semiconductor field-effect transistors (MOSFETs) have been developed by adopting a non-punch-through (NPT) drift layer in order to suppress the punch-through (PT) current under the reverse-blocking condition. The n-type NPT drift layer was 40-µm thick doped to 3.7×10^{15} cm⁻³. The forward and reverse breakdown voltages of the fabricated NPT RB MOSFET were 3.6 kV and −3.0 kV, respectively. The differential specific on-resistance was 13.5 m Ω ·cm² at room temperature, which was 33% lower than that of a 3 kV PT RB MOSFET, demonstrating superiority of the developed NPT RB MOSFET as a high-performance bidirectional switch.

INDEX TERMS Silicon carbide (SiC), reverse-blocking capability, non-punch-through (NPT) design, Schottky contact, metal-oxide-semiconductor field-effect transistor (MOSFET).

I. INTRODUCTION

Bidirectional switches are attractive building blocks, adopted in a lot of power-conversion circuits such as matrix converters, neutral-point-clamped multilevel inverters, and current-source inverters [\[1\]](#page-4-0), [\[2\]](#page-4-1). In medium- or high-voltage applications over 600 V, the configurations by silicon (Si) insulated-gate bipolar transistors (IGBTs) and reverseblocking (RB) IGBTs are usually employed [\[3\]](#page-4-2)–[\[5\]](#page-4-3). On the other hand, silicon carbide (SiC) metal-oxide-semiconductor field-effect transistors (MOSFETs) are promising as highperformance switching devices thanks to the superior material properties [\[6\]](#page-4-4)–[\[8\]](#page-4-5), and have been also used as a high-performance bidirectional switch by the anti-series connection of the two devices [\[9\]](#page-4-6).

The authors have fabricated a 4H-SiC RB MOSFETs by embedding a Schottky barrier diode (SBD) on the backside and demonstrated superior performance as a 3-kV-class bidirectional switch [\[10\]](#page-4-7), [\[11\]](#page-4-8). The bidirectional switch configured by the anti-parallel connection with the RB MOSFETs exhibited lower on-state loss than the standard MOSFETs configuration. This developed RB MOSFET had a punch-through (PT) drift layer, which is widely adopted in the standard SiC MOSFET. However, the performance of the PT RB MOSFET was degraded by the PT current because high voltage is applied to not only forward but also reverse directions. In this paper, the authors newly developed a 4H-SiC RB MOSFET adopted a non-punch-through (NPT) drift layer to suppress the PT current under reverse-blocking condition and achieved lower on-resistance than the PT RB MOSFET, keeping almost the same reverse-blocking voltage.

II. DEVICE DESIGN AND FABRICATION

The schematic cross section of the developed NPT RB MOSFET is shown in Fig. [1.](#page-1-0) The structural difference between the NPT RB MOSFET and the comparative PT RB MOSFET [\[11\]](#page-4-8) are summarized in Table [1.](#page-1-1) These RB MOSFETs have almost the same thickness of the drift layer, about 40 μ m. The doping concentration of the n⁻-drift layer in the NPT RB MOSFET was 3.7×10^{15} cm⁻³, which was 1.8-times higher than that of the PT RB MOSFET. The MOSFET cell designs were exactly the same in both the devices. Fig. [2](#page-1-2) shows electric-field profiles calculated for the NPT and PT RB MOSFETs under ideal reverse-breakdown

FIGURE 2. Electric-field profiles in the NPT and PT RB MOSFETs at ideal reverse breakdown condition. Calculated ideal reverse breakdown voltages (*V***br) are also shown, compared with the ideal forward breakdown voltage (** $V_{\bf hf}$ **).**

condition. In the case of the PT RB MOSFET, the spacecharge region extends from the backside Schottky contact to the top MOSFET cells. When the space-charge region reaches the p-base regions, the built-in potential between the p-base and n−-drift regions drops, causing poor breakdown by the PT current. In this case, maximum electric field in the SiC is lower than the theoretical critical electric field determining avalanche breakdown, and the reverse breakdown voltage of the PT RB MOSFET (3.0 kV) becomes lower than the ideal avalanche breakdown voltage (5.8 kV). On the other hand, the NPT RB MOSFET shows avalanchelimited breakdown, keeping high blocking voltage, because the space charge region does not reach the p-base regions under avalanche-breakdown condition. The ideal reverse breakdown voltage of the NPT RB MOSFET is 4.1 kV, which is higher than 3.0 kV in the PT RB MOSFET. Therefore, the NPT RB MOSFET can improve the trade-off relationship between the breakdown voltage and the on-state resistance, owing to higher doping concentration than that of the PT RB MOSFET. In the NPT RB MOSFET, electric field strength near the backside Schottky contact becomes higher than that in the PT RB MOSFET under reverse bias condition. Thus, nickel (Ni) was adopted as a backside Schottky metal for the NPT RB MOSFET, which has higher barrier height for n-type SiC than titanium (Ti) adopted in the PT RB MOSFET [\[12\]](#page-4-9), in order to suppress reverse leakage current caused by the higher electric field.

TABLE 1. Structural difference between the SiC non-punch-through (NPT) and punch-through (PT) RB MOSFETs.

Parameter		NPT (this work)	PT[11]
SiC thickness		$40 \mu m$	$42 \mu m$
drift doping		3.7×10^{15} cm ⁻³	2.0×10^{15} cm ⁻³
Schottky metal		Ni	Ti
0.5 04 04 -0.5	-3.0 kV (Destructive) -3.0 kV	-4000 -3000 -2000 -1000 0 Drain Source Voltage (V)	NPT PT 3.6 kV > 4 kV V_{qs} = 0 V 25 °C 1000 2000 3000 4000

FIGURE 3. Bidirectional blocking characteristics of the SiC NPT and PT RB MOSFETs.

The fabrication process of a SiC NPT RB MOSFET is as follows. First, a conventional SiC double-implanted MOSFET (DMOSFET) was fabricated on the Si-face of the 50-μm-thick n⁻⁻epitaxial layer grown on a n⁺-substrate. The entire region of the n^+ -substrate was removed by mechanical grinding and chemo-mechanical polishing from the C-face. During the back-grinding process, the fabricated SiC DMOSFET wafer was fixed on a thick supporting wafer to prevent any cracks. The best SiC thickness in the NPT RB MOSFET is $34 \mu m$ to maximize the trade-off performance between on-resistance and reverse-blocking voltage (Fig. [2\)](#page-1-2). In this work, the target SiC thickness was set to $40 \mu m$ to minimize the influence of the inevitable thickness fluctuation to breakdown voltage by the back-grind process. On the polished surface, a termination structure was formed by acceptor-type ion implantation through the photoresist patterns and a Schottky electrode was deposited, and activation annealing after the implantation was performed. However, the activation rate was not so high, because the annealing temperature was lower than the standard temperature $(> 1500 °C)$ to protect the front-side structures. Finally, polyimide was coated around the drain-metal periphery to prevent discharge at the chip edge. All the backside patterns were formed by photolithography from the back surface, aligned to the front-side patterns through the SiC n−-epitaxial layer. The chip size and the active area of the fabricated NPT RB MOSFET were 1.8 mm \times 1.8 mm and 1.15 mm^2 , respectively. The fabricated RB MOSFET chips were assembled in TO-247 packages.

III. RESULTS AND DISCUSSION

Fig. [3](#page-1-3) shows the bidirectional blocking characteristics of the fabricated NPT RB MOSFET and the comparative PT RB

FIGURE 4. Band diagrams of the NPT and PT RB MOSFETs near the p-base *region at* $V_{ds} = -3$ kV (E_c/E_v ; the conduction/valence bands, E_{fn} ; the **quasi-Fermi level for holes). The zero level of energy means the Fermi level under the equilibrium condition.**

MOSFET when gate-source voltage (V_{gs}) equals 0 V. The applied maximum drain-source voltage was set to \pm 4 kV in order to eliminate the influence of discharge in the package or the measurement system. Both the RB MOSFETs exhibited the same reverse-blocking voltage of −3.0 kV. However, destructive breakdown was observed only in the PT RB MOSFET, while the NPT RB MOSFET was not destructed in repetitive sweeps. To confirm the difference of the reverse-breakdown mechanism, band diagrams along the vertical direction near the p-base regions in these RB MOSFETs at -3.0 kV were simulated by TCAD (Fig. [4\)](#page-2-0). In the PT RB MOSFET, the potential barrier for holes is degraded by the PT and holes are injected to the n−-drift layer, triggering the PT current. This PT current causes a drastic change of the electric field distribution and destructive breakdown. In the NPT RB MOSFET, the potential barrier near the pn junction between the p-base and n-drift regions remains unchanged under high reverse-bias condition, suppressing the PT current. The measured reverse breakdown voltage of the NPT RB MOSFET (3.0 kV) was 73% of the ideal value (4.1 kV), limited by the high reverse leakage current. The higher reverse leakage current in the NPT RB MOSFET than that in the PT RB MOSFET was due to the higher electric field applied to the reverse-blocking Schottky diode embedded on the backside (2.0 MV/cm at −3 kV). This leakage current can be suppressed by the introduction of a junction barrier Schottky structure onto the backside in the next step. In the case of the forward-blocking condition, the blocking voltages of the NPT and PT RB MOSFETs were 3.6 kV and more than 4 kV, respectively, and no PT current (no hole injection) was observed in both the NPT and PT RB MOSFETs, because the pn junction in the DMOSFET cells efficiently blocks carrier transport even if the backside Schottky barrier disappears by the extension of the spacecharge region from the top cell structure. Therefore, the forward blocking in the PT RB MOSFET is also determined by avalanche, and the forward blocking voltage of

FIGURE 5. Forward *I***^d −** *V***ds characteristics of the NPT RB MOSFET. Those of the PT RB MOSFET (***V***gs = 20 V) are shown for comparison (dashed line).**

FIGURE 6. Forward Schottky characteristics of the NPT (Ni) and PT (Ti) RB MOSFETs (*V***gs = 20 V).**

the PT RB MOSFET becomes higher than that of the NPT RB MOSFET.

Fig. [5](#page-2-1) depicts the forward output characteristics of the NPT RB MOSFET at room temperature. The threshold voltage was 2.6 V defined at the drain current density of 0.04 A/cm² and the junction voltage drop caused by the backside Schottky barrier was 1.8 V. For comparison, the on-state characteristics of the PT RB MOSFET are also plotted in Fig. [5](#page-2-1) as dashed lines. In the low current region, the PT RB MOSFET has advantage because of the lower junction voltage drop than that of the NPT RB MOSFET as discussed in the following section. On the other hand, the differential on-resistance of the NPT RB MOSFET was obviously lower thanks to the higher doping concentration.

To investigate the detail of the junction voltage drop in these RB MOSFETs, low-current Schottky characteristics of the NPT and PT RB MOSFETs at 25 and 175 $°C$ were compared in Fig. [6.](#page-2-2) The calculated ideality factor and the Schottky barrier height of the NPT RB MOSFET were 1.06 and 1.92 eV, respectively, which were almost the same as the values reported in Ni/4H-SiC SBD fabricated on a C-face [\[12\]](#page-4-9). The Schottky barrier height of the NPT RB MOSFET was higher than that of the PT RB MOSFET (Ti: 1.19 eV), which caused higher junction voltage drop and the

 V_{gs} = 20 V

1000

FIGURE 7. Temperature dependence of the differential specific on-resistance in the (a) PT and (b) NPT RB MOSFETs.

higher on-state loss in the NPT RB MOSFET at low current operation.

The temperature dependence $(25-175 \degree C)$ of the differential specific on-resistance in the NPT and PT RB MOSFETs measured at $V_{gs} = 20$ V (electric field in the gate oxide: 3.8 MV/cm) is shown in Fig. [7.](#page-3-0) The drift-layer resistance was calculated by the doping concentration and the thickness of the n−-drift layer [\[13\]](#page-4-10). This drift-layer resistance of the NPT RB MOSFET was lower in the measured temperature range than that of the PT RB MOSFET, directly reflecting the 1.8-times higher doping concentration. The other resistances were mostly occupied by the junction field-effect transistor (JFET) resistance. Although the DMOSFET cell structures were the same in both the RB MOSFET, the JFET resistance of the NPT RB MOSFET was also lower than that of the PT RB MOSFET thanks to the highly doped n-type layer. Therefore, the total differential on-resistance of the NPT RB MOSFET was 33–39% lower than that of the PT RB MOSFET in the commonly used temperature (25–175 \degree C). The drift-layer resistance indicated the strong temperature dependence due to the degradation of phononlimited mobility, dominating the total on-resistance. While the JFET resistance is affected by not only the mobility degradation but also the change of the JFET width by the temperature dependence of the built-in potential between p-base and n-type JFET regions, positive temperature coefficient was also shown in measured temperature range. As a result, the total resistance of the NPT RB MOSFET at 175 °C (35.7 m Ω ·cm²) was about 2.6-times higher than that at 25 °C (13.5 m Ω ·cm²).

Finally, the on-state power losses of the NPT and PT RB MOSFETs were estimated from the forward output characteristics, as shown in Fig. [8.](#page-3-1) The off-state power loss of the NPT RB MOSFET at room temperature was 33 W/cm² at 1.5 kV calculated from Fig. [3](#page-1-3) and can be ignored in a useful operation as a 3-kV-class bidirectional switch, compared with the on-state loss. In high current operation (> 97 A/cm² at 25 °C , the on-state loss of the NPT RB MOSFET was lower than that of the PT RB MOSFET, because of the lower

FIGURE 8. On-state power losses of the NPT and PT RB MOSFETs versus drain current density at 25 and 175 ◦C.

200

FIGURE 9. Temperature dependence of the on-state output characteristics in the NPT and PT RB MOSFET.

differential on-resistance. On the other hand, in low current operation (< 97 A/cm² at 25 °C), the junction voltage drop dominantly affects the on-state power loss and the NPT RB MOSFET with higher junction voltage drop indicated higher on-state loss. Fig. [9](#page-3-2) shows the temperature dependence of the on-state output characteristics of the NPT and PT RB MOSFETs. At higher temperature, the cross point of the drain current-voltage characteristics between the two devices was shifted to lower voltage and lower current direction due to the reduction of junction voltage drop. At 175 $°C$, the operation area, in which the NPT RB MOSFET has advantage, expands to the region over 27 A/cm². Therefore, the developed NPT RB MOSFET can efficiently reduce on-state loss in high-current or high-temperature operation, compared with the PT RB MOSFET.

IV. CONCLUSION

The authors have developed a low on-resistance 4H-SiC RB MOSFET and evaluated the electric characteristics. To suppress punch-through current and reduce on-resistance, a NPT-type drift layer was adopted, which possessed 1.8-times higher doping concentration than that of the previously developed PT RB MOSFET. The forward- and reverse-blocking voltages of the fabricated

NPT RB MOSFET were 3.6 kV and −3.0 kV, indicating the 3-kV-class bidirectional blocking capability. The differential on-resistances were 33–39% lower than those of the comparative PT RB MOSFET, demonstrating that the NPT RB MOSFET is suitable for the component of a highly efficient bidirectional switch.

REFERENCES

- [1] P. W. Wheeler, J. Rodriguez, J. C. Clare, L. Empringham, and A. Weinstein, "Matrix converters: A technology review," *IEEE Trans. Ind. Electron.*, vol. 49, no. 2, pp. 276–288, Apr. 2002, doi: [10.1109/41.993260.](http://dx.doi.org/10.1109/41.993260)
- [2] V. G. Agelidis, D. M. Baker, W. B. Lawrance, and C. V. Nayar, "A multilevel PWM inverter topology for photovoltaic applications," in *Proc. 6th Int. Symp. Ind. Electron.*, Guimarães, Portugal, Jul. 1997, pp. 589–594, doi: [10.1109/ISIE.1997.649027.](http://dx.doi.org/10.1109/ISIE.1997.649027)
- [3] M. Takei, Y. Harada, and K. Ueno, "600 V-IGBT with reverse blocking capability," in *Proc. 13th Int. Symp. Power Semicond. Devices ICs*, Osaka, Japan, Jun. 2001, pp. 413–416, doi: [10.1109/ISPSD.2001.934641.](http://dx.doi.org/10.1109/ISPSD.2001.934641)
- [4] N. Tokuda, M. Kaneda, and T. Minato, "An ultra-small isolation area for 600V class reverse blocking IGBT with deep trench isolation process (TI-RB-IGBT)," in *Proc. 16th Int. Symp. Power Semicond. Devices ICs*, Kitakyushu, Japan, Dec. 2004, pp. 129–132, doi: [10.1109/WCT.2004.239843.](http://dx.doi.org/10.1109/WCT.2004.239843)
- [5] H. Nakazawa *et al.*, "Hybrid isolation process with deep diffusion and V-groove for reverse blocking IGBTs," in *Proc. 23rd Int. Symp. Power Semicond. Devices ICs*, San Diego, CA, USA, May 2011, pp. 116–119, doi: [10.1109/ISPSD.2011.5890804.](http://dx.doi.org/10.1109/ISPSD.2011.5890804)
- [6] J. N. Shenoy, J. A. Cooper, and M. R. Melloch, "High-voltage doubleimplanted power MOSFET's in 6H-SiC," *IEEE Electron Device Lett.*, vol. 18, no. 3, pp. 93-95, Mar. 1997, doi: [10.1109/55.556091.](http://dx.doi.org/10.1109/55.556091)
- [7] S. Harada et al., "1.8 m Ω cm², 10 A power MOSFET in 4H-SiC," in *IEDM Tech. Dig.*, San Francisco, CA, USA, Dec. 2006, pp. 903–906, doi: [10.1109/IEDM.2006.346929.](http://dx.doi.org/10.1109/IEDM.2006.346929)
- [8] T. Nakamura *et al.*, "High performance SiC trench devices with ultralow Ron," in *IEDM Tech. Dig.*, Washington, DC, USA, Dec. 2011, pp. 26.5.1–26.5.3, doi: [10.1109/IEDM.2011.6131619.](http://dx.doi.org/10.1109/IEDM.2011.6131619)
- [9] S. Safari, A. Castellazzi, and P. Wheeler, "Experimental and analytical performance evaluation of SiC power devices in the matrix converter," *IEEE Trans. Power Electron.*, vol. 29, no. 5, pp. 2584–2596, May 2014, doi: [10.1109/TPEL.2013.2289746.](http://dx.doi.org/10.1109/TPEL.2013.2289746)
- [10] S. Mori *et al.*, "Demonstration of 3 kV 4H-SiC reverse blocking MOSFET," in *Proc. 28th Int. Symp. Power Semicond. Devices ICs*, Prague, Czech Republic, Jun. 2016, pp. 271–274, doi: [10.1109/ISPSD.2016.7520830.](http://dx.doi.org/10.1109/ISPSD.2016.7520830)
- [11] S. Mori *et al.*, "High-temperature characteristics of 3-kV 4H-SiC reverse blocking MOSFET for high-performance bidirectional switch," *IEEE Trans. Electron Devices*, vol. 64, no. 10, pp. 4167–4174, Oct. 2017, doi: [10.1109/TED.2017.2732065.](http://dx.doi.org/10.1109/TED.2017.2732065)
- [12] A. Itoh and H. Matsunami, "Analysis of Schottky barrier heights of metal/SiC contacts and its possible application to highvoltage rectifying devices," *Phys. Status Solidi A*, vol. 162, no. 1, pp. 389–408, 1997, doi: [10.1002/1521-396X\(199707\)162:](http://dx.doi.org/10.1002/1521-396X(199707)162:1<389::AID-PSSA389>3.0.CO;2-X) [1<389::AID-PSSA389>3.0.CO;2-X.](http://dx.doi.org/10.1002/1521-396X(199707)162:1<389::AID-PSSA389>3.0.CO;2-X)
- [13] S. Kagamihara *et al.*, "Parameters required to simulate electric characteristics of SiC devices for *n*-type 4H–SiC," *J. Appl. Phys.*, vol. 96, no. 10, pp. 5601–5606, Nov. 2004, doi: [10.1063/1.1798399.](http://dx.doi.org/10.1063/1.1798399)

SEIGO MORI received the M.E. degree in electronic engineering from Kyoto University, Kyoto, Japan, in 2013.

He has been with Research and Development Division, ROHM Company Ltd., Kyoto, since 2013.

MASATOSHI AKETA received the M.E. degree in precision science and technology from Osaka University, Osaka, Japan, in 2005.

He has been with Research and Development Division, ROHM Company Ltd., Kyoto, Japan, since 2005.

TAKUI SAKAGUCHI received the M.E. degree in electronic engineering from Kyoto University, Kyoto, Japan, in 2006.

He has been with Research and Development Division, ROHM Company Ltd., Kyoto, Japan, since 2006.

HIROKAZU ASAHARA received the Ph.D. degree in electronic engineering from Tohoku University, Sendai, Japan, in 2009.

He has been with Research and Development Division, ROHM Company Ltd., Kyoto, Japan, since 2010.

TAKASHI NAKAMURA received the Ph.D. degree in electronic engineering from Kyoto University, Kyoto, Japan, in 1996.

He is currently the General Manager of the Power Electronics Research and Development Division, ROHM Company Ltd., Kyoto.

TSUNENOBU KIMOTO (M'03–SM'06–F'15) received the Ph.D. degree from Kyoto University, Kyoto, Japan, in 1996, based on his work on SiC.

He is currently a Professor with the Department of Electronic Science and Engineering, Kyoto University.