

Received 20 December 2017; revised 31 January 2018; accepted 3 February 2018. Date of publication 9 February 2018; date of current version 2 March 2018. The review of this paper was arranged by Editor S. Moshkalev.

Digital Object Identifier 10.1109/JEDS.2018.2804383

# FinFET Versus Gate-All-Around Nanowire FET: Performance, Scaling, and Variability

DANIEL NAGY<sup>1</sup>, GUILLERMO INDALECIO<sup>1,2</sup>, ANTONIO J. GARCÍA-LOUREIRO<sup>1</sup>,  
MUHAMMAD A. ELMESSARY<sup>3,4</sup>, KAROL KALNA<sup>3</sup>, AND NATALIA SEOANE<sup>1</sup>

<sup>1</sup> Centro Singular de Investigación en Tecnoloxías da Información, University of Santiago de Compostela, 15782 Santiago de Compostela, Spain

<sup>2</sup> Institute for Microelectronics, TU Wien, 1040 Vienna, Austria

<sup>3</sup> Nanoelectronic Devices Computational Group, Swansea University, Swansea SA1 8EN, U.K.

<sup>4</sup> Department of Engineering Mathematics and Physics, Mansoura University, Mansoura 35516, Egypt

CORRESPONDING AUTHOR: D. NAGY (e-mail: daniel.nagy@usc.es)

This work was supported in part by the Spanish Government under Project TIN2013-41129-P and Project TIN2016-76373-P, in part by the Xunta de Galicia and FEDER under Grant GRC 2014/008, in part by the Consellería de Cultura, Educación e Ordenación Universitaria (accreditation 2016–2019) under Grant ED431G/08, and in part by the Spanish Ministry of Economy and Competitiveness and FEDER under Grant TEC2014-59402-JIN. The work of G. Indalecio was supported by the Programa de Axudas Etapa Posdoctoral da Xunta de Galicia under Grant 2017/077.

**ABSTRACT** Performance, scalability, and resilience to variability of Si SOI FinFETs and gate-all-around (GAA) nanowires (NWs) are studied using in-house-built 3-D simulation tools. Two experimentally based devices, a 25-nm gate length FinFET and a 22-nm GAA NW are modeled and then scaled down to 10.7- and 10-nm gate lengths, respectively. A TiN metal gate work-function granularity (MGG) and line edge roughness (LER) induced variability affecting OFF and ON characteristics are investigated and compared. In the OFF-region, the FinFETs have over an order of magnitude larger OFF-current than those of the equivalent GAA NWs. In the ON-region, the 25/10.7-nm gate length FinFETs deliver 20/58% larger ON-current than the 22/10-nm gate length GAA NWs. The FinFETs are more resilient to the MGG and LER variability in the subthreshold compared to the GAA NWs. However, the MGG ON-current variability is larger for the 10.7-nm FinFET than that for the 10-nm GAA NW. The LER ON-current variability depends largely on the RMS height; whereas a 0.6-nm RMS height yields a similar variability for both FinFETs and GAA NWs. Finally, the industry preferred (110) channel orientation is more resilient to the MGG and LER variability in both architectures.


**INDEX TERMS** Drift-diffusion (DD), Monte Carlo (MC) simulations, density gradient (DG) quantum corrections, Schrödinger equation based quantum corrections, Si FinFET, gate-all-around (GAA) nanowire (NW) FET, metal grain granularity (MGG), line edge roughness (LER).

## I. INTRODUCTION

Fin field-effect transistors (FinFETs) are the preferred device architecture for mass production beyond the 32 nm technology node [1], [2] because they offer superior electrostatic control of the channel over planar metal-oxide semiconductor FETs (MOSFETs) [2], [3]. However, further scaling of the transistors is a cumbersome task requiring novel architectures [4]. Gate-all-around (GAA) nanowire (NW) FETs are promising candidates to replace the FinFETs for future technology nodes due to a better control of the channel transport via fully surrounding gate [5]. Therefore, detailed physical investigation of the available technologies is of great importance for future solutions. Further challenges

emerge during fabrication processes in the next technology nodes. The impact of process variations has become a crucial issue to device design [6] that could impair device performance. The main variability sources affecting the device reliability are: random dopants (RD), oxide thickness variation (OTV), interface trap charges (ITC), metal gate work-function granularity (MGG) and line edge roughness (LER) [7]–[13].

Computer-aided-design tools can reduce both the cost and the development time of these novel device architectures [14]. The classical drift-diffusion method assisted by quantum corrections when properly calibrated is a very efficient way of running thousands of simulations and determine



**FIGURE 1.** Schematics of the simulated (a) FinFETs with a rectangular channel shape and (b) GAA NWs with an elliptical channel shape.

device performance. However, at ON-current conditions the carrier transport at nanoscale becomes i) highly non-equilibrium and ii) strongly affected by quantum-mechanical phenomena. Then a quantum corrected ensemble Monte Carlo technique is a more optimal choice [15], [16]. Additionally, the accurate description of 3D device shapes is of equal importance for accurate device simulations at the nanoscale. That description can be achieved using a finite element (FE) approach [17].

In this paper, we present a comparison of the performance, scaling and variability of realistic silicon based FinFETs and GAA NWs. We start with a FinFET and a GAA NW designed for the 16/14 nm CMOS technology when our simulations of I-V characteristics [15], [18] can be compared with experimental data [19], [20], respectively. We then scale these two architectures to dimensions foreseen for the 5 nm Si CMOS technology [21]. The paper is structured as follows. In Section II, the studied devices and simulation models are described. In Section III, a comparison study of the performance between the FinFET and the GAA NW are presented. Two major variability sources for the FinFET and GAA NW, MGG and LER, are studied in Sections IV and V for the OFF- and ON-regions of the device operation, respectively.

## II. DEVICE DESCRIPTION AND SIMULATION APPROACH

The multi-gate device structures used in this paper are created following published experimental data. In Fig. 1, transistor schematics are shown for the 25 nm gate length FinFET (a) from [19] and the 22 nm gate length GAA NW (b) from [20]. After validation of the simulated I-V characteristics against experimental data [15], [18], we have scaled down both devices following the ITRS guidelines [22]. The device dimensions for the experimental and scaled devices are summarised in Table 2. Note that when both devices are scaled the maximum doping concentration in the source/drain regions are kept constant and the Gaussian profile is scaled with the same ratio as the gate length. The complex features of multi-gate transistors, such as the rounded corners seen in Fig. 1, are critical for accurate simulations in the deep nano-regime [23]. An excellent method to achieve a detailed description of the aforementioned device mesh is the 3D finite element (FE) method [17].

Our analysis is carried out using an in-house FE simulator toolbox with capabilities of quantum corrected drift-diffusion (DD) and Monte Carlo (MC) techniques [17]. The DD model is preferred for the simulation of the sub-threshold region due to time efficiency and because the particle based MC method can be noisy at very small currents. The DD simulations are also used to provide an initial solution for the MC to reduce the overall simulation time. In the ON-region of the devices, a non-equilibrium carrier transport dominates, leading to effects like the velocity overshoot, that the DD approach is not able to capture. Therefore, the MC method is used there. The MC engine accounts for all Si related electron scattering mechanisms, acoustic and non-polar optical phonon (intra- and inter-valley) [24], [25], ionised impurity scattering using the third body exclusion by Ridley [26] and de Roer and Widdershoven [27], and interface roughness (IR) scattering using Ando's model [28]. The electron screening in the electron-ionised impurity scattering is using a static screening model [29] obtained using Fermi-Dirac statistic with a self-consistently calculated Fermi energy and electron temperature in a real space of device simulation domain. At the nanoscale regime, quantum mechanics play a significant role that requires the inclusion of some kind of quantum correction model. Consequently, a density-gradient (DG) approach is used with the DD simulations [30]. However, this method requires a calibration against experimental data or quantum mechanical simulations, for example, a Non-Equilibrium Green's function (NEGF) [31] or a Poisson-Schrödinger solver [32]. The DD simulations employ the Caughey and Thomas [33] doping dependent low-field electron mobility model, together with lateral and perpendicular electric field models [34]. We use electron effective masses as calibration parameters in the DG QCs to mimic the source-to-drain tunneling and quantum confinement effects [18]. Table 1 lists the relevant calibration parameters in the DD simulations. Note that the quantum corrected DD simulations are only used for a study of the sub-threshold region. Therefore, Schrödinger equation based quantum corrections were implemented in the 3D FE MC simulation toolbox to allow calibration free simulations. More detailed description of the simulation toolbox is available in [15], [17], and [35].

As aforementioned, devices in a deep nano-scale regime exhibit an increased effect of different variability sources. Therefore, in this paper, we also consider two major sources of device variability, the MGG and LER [8]. For the MGG, randomly generated metal gate profiles are created, which are then mapped onto the gate and fed to the simulation toolbox. To create the profiles, we use the Poisson-Voronoi diagrams approach that mimics the "formation" of metal grains with various shapes and sizes, just like in realistic metal gates [36]. Such method is thought to be more accurate than the square grains approach [37], [38], especially as the size of the gate decreases and the grain size (GS) dimensions become comparable to the gate length. The metal gate material is titanium nitride (TiN) that is considered

**TABLE 1.** Calibration parameters for the 25/10.7 nm gate length Si FinFET and the 22/10 nm gate length Si GAA NW FETs: saturation velocity ( $v_{\text{sat}}$ ), perpendicular critical electric field ( $E_{\text{CN}}$ ) and the DG electron mass in the transport direction ( $m_x$ ).

$L_G$	25 nm		10.7 nm		22 nm		10 nm	
	0.05 V	1.0 V	0.05 V	0.7 V	0.05 V	1.0 V	0.05 V	0.7 V
$V_D$								
$v_{\text{sat}}$ [cm/s]	$1.0 \times 10^7$	$1.0 \times 10^7$	$1.0 \times 10^9$	$1.0 \times 10^9$	$1.0 \times 10^9$	$1.0 \times 10^9$	$1.0 \times 10^9$	$1.0 \times 10^9$
$E_{\text{CN}}$ [cm <sup>2</sup> /Vs]	$6.5 \times 10^4$	$6.5 \times 10^4$	$1.0 \times 10^9$	$5.0 \times 10^4$	$4.0 \times 10^6$	$1.3 \times 10^5$	$1.0 \times 10^7$	$2.5 \times 10^5$
$m_x$ [ $m_0$ ]	0.32	0.32	0.32	0.25	0.4	0.32	0.4	0.25

**TABLE 2.** Device dimensions and parameters: supply voltage ( $V_{\text{DD}}$ ), physical gate length ( $L_G$ ), physical source/drain length ( $L_{\text{S/D}}$ ), channel width/height ( $W_{\text{ch}}$ ,  $H_{\text{ch}}$ ), effective oxide thickness (EOT), the standard deviation for Gaussian doping in the source/drain ( $\sigma_x$ ), doping concentrations for channel ( $N_{\text{ch}}$ ), source/drain ( $N_{\text{S/D}}$ ) regions and effective perimeter of the gate for the simulated multi-gate Si transistors.

Symbol	FinFET		GAA NW	
	25 nm	10.7 nm	22 nm	10 nm
$V_{\text{DD,lin}}$ [V]	0.05	0.05	0.05	0.05
$V_{\text{DD,sat}}$ [V]	1.0	0.7	1.0	0.7
$L_G$ [nm]	25	10.7	22	10
$L_{\text{S/D}}$ [nm]	25	10.7	30.8	14
$W_{\text{CH}}$ [nm]	12	5.8	11.3	5.7
$H_{\text{CH}}$ [nm]	30	15	14.22	7.17
EOT [nm]	1.12	0.62	1.5	0.8
$\sigma_x$ [nm]	8.07	3.45	7.1	3.23
$N_{\text{CH}}$ [cm <sup>-3</sup> ] ( $\times 10^{15}$ )	1	1	1	1
$N_{\text{S/D}}$ [cm <sup>-3</sup> ] ( $\times 10^{20}$ )	1	1	0.5	0.5
Perimeter [nm]	72	35.8	40.21	20.29

as one of the most promising gate material for multi-gate transistors [39]. The TiN has experimentally observed work functions of 4.6 eV and 4.4 eV with probability of 60% and 40% formation, respectively [40]. These values are used for a random profile generation. More detailed information on the implementation of the MGG profile generation can be found in [36].

In case of the LER variability, we use an uncorrelated profile along the transport direction that introduces variation in the width of the device. In order to achieve this, we have used Fourier synthesis with Gaussian autocorrelation [41] as described in [16] and [42]. The generation of the LER profiles is based on the inverse discrete Fourier transformation and the application of a Gaussian filter over a list of random phases. The characteristics of the LER profiles are based on a correlation length (CL) that is set by the width of Gaussian filter, and a root mean square (RMS) value that is set by the amplitude. Fourier spectra are modelled using the following autocorrelation function:

$$S_G(\mathbf{k}) = \frac{2\sqrt{\pi}}{\Delta} \Delta^2 \Lambda e^{(-k^2 \Lambda^2/4)} \quad (1)$$


where  $\Lambda$  is the CL, and  $\Delta$  is the RMS height. The study for the LER is limited to a correlation length of 20 nm, because it was shown that it affects the devices the most [8], [16], with different RMS heights, ranging between 0.6 and 1.0 nm, that were chosen to represent the RMS values observed in experiments [11], [20].

### III. PERFORMANCE EVALUATION AND SCALING


Figs. 2 and 3 show simulated  $I_D$ - $V_G$  characteristics of the 25 nm gate length FinFET [15] and the 22 nm GAA NW [18] compared with experimental data from [19] and [20], respectively. The normalised drain current (current per unit length) is obtained by dividing the drain current by the channel-covered periphery. For the FinFET the channel-covered periphery is twice the fin height plus the fin width and for the GAA NW is the circumference of the elliptic channel. The results are for both low (0.05 V) and high (1.0 V) drain biases with a channel orientation of  $\langle 110 \rangle$ , because that is the preferred orientation for manufacturing. Note that at a low drain bias of 50 mV and at gate biases greater than 0.4 V the simulated results start to diverge from the experimental data (see Fig. 2). This over-estimation is related to the quantum corrections that mimic the shift of the lowest bound state with respect to the conduction band edge [15]. At low drain bias, the weak quantum confinement caused by the dimensions of the fin results in energy levels that are closely placed together. Nonetheless, as the gate bias increases quantum wells will emerge at the sidewalls of the devices, inducing a strong confinement and a separation of the energy levels. Since the transport happens in the sub-bands our simulator is not able to properly capture this because it only includes the confinement through an effective quantum potential. Note that, for this reason, the results at a low drain bias from the MC simulations are not used for any of the performance comparisons or variability studies. However, at a high drain bias, the 3D MC simulations for both devices were able to accurately reproduce the experimental results without any need for post-processing of access resistance or a change in any of the material bulk parameters [43]. This is because for larger drain biases, the quantum confinement is reduced and the energy of electrons is larger. Therefore, the transport occurs where the sub-bands are energetically closely packed together and becomes quasi-3D. Note also that the 3D DD simulations have an excellent match in the sub-threshold region at both low and high drain biases with the experimental results. Therefore, we are confident that the DD simulations can very well reproduce transport in the sub-threshold region.

Figs. 4 and 5 show  $I_D$ - $V_G$  characteristics for the 10.7 nm FinFET and 10 nm GAA NW at both low (0.05 V) and high (0.7 V) drain biases with channel orientations of  $\langle 100 \rangle$  and  $\langle 110 \rangle$ .


Figure of merits for two multi-gate transistor architectures are summarised in Table 3 where the model refers to the




**FIGURE 2.** Experimental (EXP)  $I_D$ - $V_G$  characteristics at a  $V_D$  of 0.05 V (lin) for the 25 nm gate length FinFET [19], the 22 nm GAA NW [20], and the related 3D drift-diffusion (DD) and Monte Carlo (MC) simulations. The experimental and MC simulated devices have a channel orientation of  $\langle 110 \rangle$ .



**FIGURE 4.** Simulated  $I_D$ - $V_G$  characteristics for the 10.7 nm gate length FinFET [17] and the 10 nm gate length GAA NW [18] at  $V_D = 0.05$  V (lin) and with channel orientations of  $\langle 100 \rangle$  and  $\langle 110 \rangle$ .



**FIGURE 3.** Experimental (EXP)  $I_D$ - $V_G$  characteristics at a  $V_D$  of 1.0 V (sat) for the 25 nm gate length FinFET [19], the 22 nm GAA NW [20], and the related 3D drift-diffusion (DD) and Monte Carlo (MC) simulations. The experimental and MC simulated devices have a channel orientation of  $\langle 110 \rangle$ .



**FIGURE 5.** Simulated  $I_D$ - $V_G$  characteristics for the 10.7 nm gate length FinFET [17] and the 10 nm gate length GAA NW [18] at  $V_D = 0.7$  V (sat) and with channel crystal orientations of  $\langle 100 \rangle$  and  $\langle 110 \rangle$ .

simulation method. The extraction of the OFF-current ( $I_{OFF}$ ) is done at a gate bias ( $V_G$ ) of 0.0 V and the drive current ( $I_{ON}$ ) at  $V_G = V_D + V_T$ .

After scaling the 25 nm gate length FinFET to 10.7 nm, we have found that the  $V_T$  and sub-threshold slope (SS) experience a minimal change which suggests a good control from the gate, however, the DIBL is increased by 28%. Both the OFF- and ON-currents are improved for the 10.7 nm gate length FinFET. The  $I_{OFF}$  is reduced by 21% and the  $I_{ON}$  is increased by 9% and 16% for the  $\langle 100 \rangle$  and  $\langle 110 \rangle$  channel orientations, respectively. The reduction of the OFF-current also leads to a 45% reduced power consumption for the 10.7 nm FinFET. Finally, the ON/OFF ratio is increased

by about 37% and 46% for the  $\langle 100 \rangle$  and  $\langle 110 \rangle$  channel orientations, respectively, when the FinFET is scaled down.

Following a similar comparison of the GAA NW, we found that the  $V_T$  and SS have also a small change and the DIBL increases by 37% for the 10 nm gate length FET. In case of the  $I_{OFF}$ , we observed a 10% reduction of the current which leads to a 37% reduction of the static power for the 10 nm GAA NW. The  $I_{ON}$  is decreased by 14% and 12% for the  $\langle 100 \rangle$  and  $\langle 110 \rangle$  channel orientations, respectively. Therefore, the comparison of the ON/OFF ratios shows some deterioration for the 10 nm GAA NW when compared to the larger gate length device. The ratio deterioration of the 10 nm GAA NW is caused by the decrease in the ON-current even though the  $I_{OFF}$  improves. The saturation of the  $I_{ON}$ , seen in Fig. 5, is related to the maximum doping level (see Table 2), thus an increased doping would eliminate the saturation and

**TABLE 3. Figure of merits for FinFET and GAA NW architectures: threshold voltage ( $V_T$ ), sub-threshold slope (SS), drain-induced barrier lowering (DIBL), OFF-current ( $I_{OFF}$ ), ON-current ( $I_{ON}$ ), static power ( $P_{Static}$ ) and the ON/OFF ratio ( $I_{ON}/I_{OFF}$ ).**

Model	FoM	FinFET		GAA NW	
		25 nm	10.7 nm	22 nm	10 nm
MC	$V_{Tsat}$ [V]	0.24	0.24	0.26	0.26
DD	$SS_{sat}$ [mV/dec]	77	76	70	68
DD	DIBL [mV/V]	60	77	57	78
DD	$I_{OFFsat}$ [nA/ $\mu$ m]	188	149	9.9	8.9
MC	$I_{ON}^{(100)}$ [ $\mu$ A/ $\mu$ m]	1860	2030	1590	1360
MC	$I_{ON}^{(110)}$ [ $\mu$ A/ $\mu$ m]	1600	1850	1330	1170
MC/DD	$P_{Static}$ [ $\mu$ W/ $\mu$ m]	188	104	9.9	6.2
MC/DD	$\frac{I_{ON}}{I_{OFF}} (\times 10^4) \langle 100 \rangle$	0.99	1.36	16	15.3
MC/DD	$\frac{I_{ON}}{I_{OFF}} (\times 10^4) \langle 110 \rangle$	0.85	1.24	13.4	13.1

lead to an increased drive current for the 10 nm gate length GAA NW.


We observed that the 25 and 10.7 nm gate length FinFETs are outperformed by the GAA NWs (22 and 10 nm gate lengths) for the sub-threshold region figures of merit. In case of the SS, the GAA NW has a 9% lower value and more than an order of magnitude smaller OFF-current which also results in over an order of magnitude lower static power. This is achieved due to the better electrostatic control by the surrounding gate of the NW. Finally, notice that the larger  $V_T$  of the GAA NW is related to the thicker EOT (see Table 2).

With respect to the ON-region, the FinFET outperforms the GAA NW for both gate lengths. In case of the 25 nm FinFET, the  $I_{ON}$  is 20% greater than that of the 22 nm GAA NW for a channel orientation of  $\langle 110 \rangle$ , which increases to 58% for the 10.7/10 nm gate length devices. However, the ON/OFF ratios of the GAA NW for the 10 nm gate length are still more than an order of magnitude larger than those of the 10.7 nm FinFET devices.

#### IV. MGG AND LER VARIABILITY IN THE SUB-THRESHOLD REGION

In this section, we analyse the effect of two major sources of variability, MGG and LER, in the sub-threshold region. To obtain accurate prediction of the variability, we have generated 300 random profiles for each GS and RMS height. Fig. 6 shows the standard deviation ( $\sigma$ ) of the threshold voltage ( $V_T$ ) due to MGG variability for the FinFET and GAA NW. For both architectures, the drain bias has a negligible effect on the  $\sigma V_T$  and also, as expected, the variability decreases when the grain size is reduced.

The scaling of the FinFET from the 25 nm to the 10.7 nm gate length increases the MGG variations by 47% for the 10 nm GS. Similarly,  $\sigma V_T$  is increased by about 59% at a GS of 10 nm when the GAA NW is scaled down. Note that  $\sigma V_T$  is more sensitive to the change of the GS for the 10 nm gate length GAA NW (a slope of 5.6 mV/nm) than for the 22 nm gate length (a slope of 3.7 mV/nm). Generally, the




**FIGURE 6. Comparison of the standard deviation ( $\sigma$ ) of  $V_T$  induced by the MGG variability for the 25 nm [42] and 10.7 nm [8] gate length FinFETs, and for the 22 and 10 nm gate length GAA NWs. The respective drain biases are shown in Table 2. The subscript 'lin' refers to a low and 'sat' refers to a high drain bias, respectively.**

larger the gate, the lower the slope and the magnitude of the MGG variability.

Overall, the linear behaviour that is observed for the  $\sigma V_T$  as a function GS is also demonstrated in [9]. However, as the GS becomes comparable to the gate area, this linear trend is likely to change. Moreover, the FinFET is more resilient to the MGG variability in the sub-threshold region than the GAA NW, at both gate lengths. This is due to the fact that the FinFET, unlike the GAA NW, is controlled by the side-wall gates, which leads to less variability of the  $V_T$ , that was demonstrated in [44]. The 10 nm FinFET has a 36% smaller  $V_T$  variability with a GS of 10 nm than the NW at a low drain bias.

Fig. 7 shows the  $V_T$  variability due to the LER. The 25 nm FinFET has a three times lower  $\sigma V_T$  than the scaled 10.7 nm FinFET (for the 25 nm FinFET, the only available



**FIGURE 7.** Compares the standard deviation ( $\sigma$ ) of the  $V_T$  induced by the LER variability, for the 25 nm [42] and 10.7 nm [8] gate length FinFETs, and the 22 and 10 nm [18] gate length GAA NWs.

data for comparison is at an RMS of 1 nm). Increasing the drain bias leads to an increasing  $V_T$  variability unlike in case of the MGG. The scaling of the GAA NW from the 22 nm gate length to the 10 nm device leads to a  $\sim 2.2$  times greater  $\sigma V_T$  for all the analysed RMS heights. When comparing both architectures, the 10.7 nm gate length FinFET ( $V_D = 0.7$  V) has a two times lower  $\sigma V_T$  than the GAA NW (0.6 nm RMS height). Note that in case of both FETs the electron density, which exhibits complete volume inversion, is quantum-mechanically confined into the middle of the channel. However in case of the GAA NW the confinement is much stronger than in the FinFET because of its smaller channel height. Therefore the device with a greater confinement will be more strongly affected by imperfections (induced by the LER) in the confining potential. Note that the slope for the nanowire transistor (59.3 mV/nm) is steeper than for the FinFET (20.3 mV/nm). This suggests that control of the LER parameters during fabrication processes is more crucial for the GAA NW than for the FinFET, which has been also shown (see Fig. 6) for the MGG. The  $V_T$  variability is dominated by the MGG for both device structures and gate lengths. However, at the smallest studied GS and RMS height, the MGG and LER have a comparable effect.

Table 4 compares how much the MGG and LER variability sources affect the multi-gate devices (limited to a high drain bias, sat) with respect to the nominal values. These relative values (in %) are calculated as:

$$\frac{\sigma V_T}{(\text{nominal } V_T/100)}, \quad (2)$$

where the corresponding nominal values are taken from Table 3. Table 4 shows that the MGG affects both the FinFET and GAA NW variability more than the LER. Moreover, the

**TABLE 4.** Comparison of the standard deviation against the nominal values of the 10.7 nm gate length FinFET and the 10 nm GAA NW FET.

	MGG (GS [nm])		LER ( $\text{RMS}_{\text{height}}$ [nm])	
	5	10	0.6	0.8
<b>OFF-region</b>				
10.7 FinFET <sub>sat</sub>	7.5%	16.6%	5.5%	9%
10 GAA <sub>sat</sub>	11.9%	23.1%	10.4%	15%
<b>ON-region</b>				
10.7 FinFET <110>	3.3%	6.2%	2.2%	3.4%
10.7 FinFET <100>	3.4%	6.1%	2.5%	4.6%
10 GAA <110>	3.6%	5.7%	4.6%	9.1%
10 GAA <100>	3.5%	5.6%	4.3%	8%

FinFET is more resilient to the MGG and LER variability sources than the GAA NW.


## V. MGG AND LER VARIABILITY IN THE ON-REGION

In this section, we investigate the ON-region variability of the devices affected by MGG and LER. The MC approach described in Section II was used for these simulations. Due to the time requirement of this method we have limited the number of simulations to a 100 for each GS and RMS height.


Fig. 8 shows the MGG ON-current variability ( $\sigma I_{ON}$ ) at a high drain bias, for the 20 nm gate length FinFET from [45], the 10.7 nm gate length FinFET, and the 22/10 nm gate length GAA NWs. Note that the on current variability study in [45] was carried out using DD simulations with DG quantum corrections. Here, we present these results because there are no known study, to our best knowledge, on similar devices in the ON-region using ensemble MC simulations which has a predictive power.

Analysing the results for the <100> channel orientation, the scaling of the 20 nm gate length FinFET to 10.7 nm resulted in twice as large  $\sigma I_{ON}$ , for all grain sizes. The scaling of the 22 nm gate length GAA NW to 10 nm gate length led to around 1.3 times higher  $\sigma I_{ON}$  for all grain sizes. When comparing both architectures, the  $\sigma I_{ON}$  for the 10 nm gate length FinFET is 64/44% higher than that of the equivalent GAA NW at a GS of 10/5 nm. This trend is opposite to the observations in the sub-threshold region where the MGG resulted in a larger variability for the GAA NW. Note that the GAA NW has a smaller channel cross-section than the FinFET which results in a larger confinement in the NW channel, thus the electrons are on average closer to the interface in the FinFET. Therefore, the MGG has a greater effect on the  $\sigma I_{ON}$  for the FinFET architecture. With respect to the channel orientation, the industry preferred <110> channel orientation is less affected by the MGG than the <100>.

In Fig. 9, we show the  $I_{ON}$  variability due to LER for the 10.7 nm FinFET and 10 nm GAA NW architectures. The study is limited to the scaled devices because there are no published data in the on-region for the larger gate length



**FIGURE 8.** The standard deviation ( $\sigma$ ) of  $I_{ON}$  induced by the MGG variability, for the 20 nm [45] and the 10.7 nm [8] gate length FinFETs, and for the 22 and 10 nm gate length GAA NW FETs.



**FIGURE 9.** The standard deviation ( $\sigma$ ) of  $I_{ON}$  induced by the LER variability, for the 10.7 nm [8] gate length FinFET, and the 10 nm gate length GAA NW FET.

devices affected by LER. Comparing both architectures for the  $\langle 100 \rangle / \langle 110 \rangle$  channel orientations, the FinFET resulted in a 23/39.3% lower  $\sigma_{I_{ON}}$  than the GAA NW at an RMS height of 0.8 nm. Reduction of the RMS height to 0.6 nm results in a comparable ON-current variability between the FinFET and the GAA NW for the  $\langle 100 \rangle$  channel orientation. However, in case of the  $\langle 110 \rangle$ , at an RMS height of 0.6 nm, the GAA NW has a  $\sigma_{I_{ON}}$  31% larger than the FinFET device. The stronger LER effect for the GAA NW is related to the smaller channel height which causes a stronger confinement than in case of the FinFET. As aforementioned for the sub-threshold region variability, devices with a greater confinement will be more strongly affected by LER deformations. The high

degradation observed in the ON-current due to the LER could be a limiting factor for the scaling of the deep nano-scaled GAA NW transistors if the parameters (e.g., RMS height) are not optimised.

Comparing the MGG and LER influence for the ON-region, we found that the FinFET is affected more by the MGG variability source that is shown in Table 4. However, the LER in the GAA NW has a stronger effect on the device than the MGG, which is related to the cross-section variation of the channel due to the LER.

## VI. CONCLUSION

A combined 3D quantum-corrected FE DD and MC simulation study of the performance, scalability and variability (MGG and LER) is performed for 25/10.7 nm gate length Si FinFETs and 22/10 nm gate length Si GAA NW FETs. The main conclusions can be summarised as follows.

Performance:

- In the OFF-region, the FinFET devices have 9% larger SS values and over an order of magnitude larger OFF-currents than those of the equivalent GAA NW FETs.
- In the ON-region, the 25/10.7 nm gate length FinFETs deliver 20/58% larger ON-currents than the equivalent 22/10 nm gate length GAA NW.
- The ON/OFF ratio of the FinFETs ( $1 \times 10^4$  when  $L_G = 10.7$  nm) are more than an order of magnitude lower than those of the GAA NWs ( $13 \times 10^4$  when  $L_G = 10$  nm).

Scalability:

- When the FinFET gate length is scaled from 25 to 10.7 nm: i) the OFF-current is reduced by 21%, ii) the ON-current is increased by 9/16% for the  $\langle 100 \rangle / \langle 110 \rangle$  channel orientations and iii) the ON/OFF ratio is increased by 37/46% for the  $\langle 100 \rangle / \langle 110 \rangle$  channel orientations.
- When the GAA NW gate length is scaled from 22 to 10 nm: i) the OFF-current is reduced by 10%, ii) the ON-current is also reduced by 14/12% for the  $\langle 100 \rangle / \langle 110 \rangle$  channel orientations and iii) the ON/OFF ratio is slightly deteriorated.

Variability:

- The FinFETs are more resilient to the MGG and LER variability in the sub-threshold region than the GAA NW FETs.
- The control of the LER parameters (CL and RMS) during the fabrication process is more crucial for GAA NWs than for FinFETs.
- The FinFETs are more affected by the MGG variability in the ON-region than the GAA NWs.  $\sigma_{I_{ON}}$  for the 10 nm gate length FinFET is 64/44% higher than that of the equivalent GAA NW at a GS of 10/5 nm.
- The FinFETs are more resistant to the LER variability in the ON-region than the GAA NWs.
- The industry preferred  $\langle 110 \rangle$  channel orientation is more resilient to the MGG and LER variability sources in

the FinFET and GAA NW FETs than in the  $\langle 100 \rangle$  orientation transistors.

## ACKNOWLEDGMENT

The authors would also like to thank the Centro de Supercomputacin de Galicia for the computer resources provided.

## REFERENCES

- [1] S.-D. Kim *et al.*, "Performance trade-offs in FinFET and gate-all-around device architectures for 7nm-node and beyond," in *Proc. IEEE SOI-3D-Subthreshold Microelectron. Technol. Unified Conf. (S3S)*, Rohnert Park, CA, USA, Oct. 2015, pp. 1–3.
- [2] D. Bhattacharya and N. K. Jha, "FinFETs: From devices to architectures," *Adv. Electron.*, vol. 2014, p. 21, Sep. 2014.
- [3] J.-P. Colinge, *FinFETs and Other Multi-Gate Transistors*. Boston, MA, USA: Springer-Verlag, 2008.
- [4] Y. Liu *et al.*, "Advanced FinFET CMOS technology: TiN-gate, Fin-height control and asymmetric gate insulator thickness 4T-FinFETs," in *Proc. IEEE Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, Dec. 2006, pp. 1–4.
- [5] J.-S. Yoon *et al.*, "Vertical gate-all-around junctionless nanowire transistors with asymmetric diameters and underlap lengths," *J. Appl. Phys.*, vol. 105, no. 10, 2014, Art. no. 102105.
- [6] Y.-S. Wu and P. Su, "Sensitivity of gate-all-around nanowire MOSFETs to process variations—A comparison with multigate MOSFETs," *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 3042–3047, Nov. 2008.
- [7] T. Matsukawa *et al.*, "Suppressing  $V_t$  and  $G_m$  variability of FinFETs using amorphous metal gates for 14 nm and beyond," in *Proc. IEEE Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, Dec. 2012, pp. 8.2.1–8.2.4.
- [8] N. Seoane *et al.*, "Comparison of fin-edge roughness and metal grain work function variability in InGaAs and Si FinFETs," *IEEE Trans. Electron Devices*, vol. 63, no. 3, pp. 1209–1216, Mar. 2016.
- [9] X. Wang, A. R. Brown, B. Cheng, and A. Asenov, "Statistical variability and reliability in nanoscale FinFETs," in *Proc. IEEE Electron Devices Meeting (IEDM)*, Washington, DC, USA, Dec. 2011, pp. 5.4.1–5.4.4.
- [10] T. Wang *et al.*, "Investigation on variability in metal-gate Si nanowire MOSFETs: Analysis of variation sources and experimental characterization," *IEEE Trans. Electron Devices*, vol. 58, no. 8, pp. 2317–2325, Aug. 2011.
- [11] S. Bangsaruntip *et al.*, "High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling," in *Proc. IEEE Electron Devices Meeting (IEDM)*, Baltimore, MD, USA, Dec. 2009, pp. 1–4.
- [12] T. Linton, M. Chandhok, B. J. Rice, and G. Schrom, "Determination of the line edge roughness specification for 34 nm devices," in *Proc. IEEE Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, Dec. 2002, pp. 303–306.
- [13] S.-D. Kim, H. Wada, and J. C. S. Woo, "TCAD-based statistical analysis and modeling of gate line-edge roughness effect on nanoscale MOS transistor performance and scaling," *IEEE Trans. Semicond. Manuf.*, vol. 17, no. 2, pp. 192–200, May 2004.
- [14] P. Lugli, "The Monte Carlo method for semiconductor device and process modeling," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 9, no. 11, pp. 1164–1176, Nov. 1990.
- [15] M. Aldegunde, A. J. Garcia-Loureiro, and K. Kalna, "3D finite element Monte Carlo simulations of multigate nanoscale transistors," *IEEE Trans. Electron Devices*, vol. 60, no. 5, pp. 1561–1567, May 2013.
- [16] N. Seoane *et al.*, "Random dopant, line-edge roughness, and gate workfunction variability in a nano InGaAs FinFET," *IEEE Trans. Electron Devices*, vol. 61, no. 2, pp. 466–472, Feb. 2014.
- [17] J. Lindberg *et al.*, "Quantum corrections based on the 2-D Schrödinger equation for 3-D finite element Monte Carlo simulations of nanoscaled FinFETs," *IEEE Trans. Electron Devices*, vol. 61, no. 2, pp. 423–429, Feb. 2014.
- [18] M. A. Elmessary *et al.*, "Scaling/LER study of Si GAA nanowire FET using 3D finite element Monte Carlo simulations," *Solid-State Electron.*, vol. 128, pp. 17–24, Feb. 2017.
- [19] V. S. Basker *et al.*, "A 0.063  $\mu\text{m}^2$  FinFET SRAM cell demonstration with conventional lithography using a novel integration scheme with aggressively scaled fin and gate pitch," in *Proc. Symp. VLSI Technol. (VLSIT)*, Honolulu, HI, USA, Jun. 2010, pp. 19–20.
- [20] S. Bangsaruntip *et al.*, "Density scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond," in *Proc. IEEE Electron Devices Meeting (IEDM)*, Washington, DC, USA, Dec. 2013, pp. 20.2.1–20.2.4.
- [21] N. Collaert. (2017). *Device Architectures for the 5 nm Technology Node and Beyond*. [Online]. Available: <http://www.semicontaiwan.org/en/ic-forum-0>
- [22] ITRS. (2016). *International Technology Roadmap for Semiconductors*. [Online]. Available: <http://www.itrs2.net/>
- [23] M. Stadele *et al.*, "A comprehensive study of corner effects in tri-gate transistors," in *Proc. Eur. Solid-State Device Res. Conf. (ESSDERC)*, Leuven, Belgium, Sep. 2004, pp. 165–168.
- [24] K. Tomizawa, *Numerical Simulation of Submicron Semiconductor Devices* (Artech House Materials Science Library). Boston, MA, USA: Artech House, 1993.
- [25] C. Jacoboni and P. Lugli, *The Monte Carlo Method for Semiconductor Device Simulation* (Computational Microelectronics). Vienna, Austria: Springer-Verlag, 2012.
- [26] B. K. Ridley, "Reconciliation of the Conwell–Weisskopf and Brooks–Herring formulae for charged-impurity scattering in semiconductors: Third-body interference," *J. Phys. C Solid State Phys.*, vol. 10, no. 10, p. 1589, 1977.
- [27] T. G. V. de Roer and F. P. Widdershoven, "Ionized impurity scattering in Monte Carlo calculations," *J. Appl. Phys.*, vol. 59, no. 3, pp. 813–815, 1986.
- [28] D. Ferry, *Semiconductor Transport*. London, U.K.: Taylor & Francis, 2000.
- [29] A. Islam and K. Kalna, "Monte Carlo simulations of mobility in doped GaAs using self-consistent Fermi–Dirac statistics," *Semicond. Sci. Technol.*, vol. 26, no. 5, 2012, Art. no. 039501.
- [30] A. J. Garcia-Loureiro *et al.*, "Implementation of the density gradient quantum corrections for 3-D simulations of multigate nanoscaled transistors," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 30, no. 6, pp. 841–851, Jun. 2011.
- [31] M. Aldegunde, A. Martinez, and J. R. Barker, "Study of discrete doping-induced variability in junctionless nanowire MOSFETs using dissipative quantum transport simulations," *IEEE Electron Device Lett.*, vol. 33, no. 2, pp. 194–196, Feb. 2012.
- [32] E. Gnani, A. Gnudi, S. Reggiani, and G. Baccarani, "Quasi-ballistic transport in nanowire field-effect transistors," *IEEE Trans. Electron Devices*, vol. 55, no. 11, pp. 2918–2930, Nov. 2008.
- [33] D. M. Caughey and R. E. Thomas, "Carrier mobilities in silicon empirically related to doping and field," *Proc. IEEE*, vol. 55, no. 12, pp. 2192–2193, Dec. 1967.
- [34] K. Yamaguchi, "Field-dependent mobility model for two-dimensional numerical analysis of MOSFETs," *IEEE Trans. Electron Devices*, vol. ED-26, no. 7, pp. 1068–1074, Jul. 1979.
- [35] M. A. Elmessary *et al.*, "Anisotropic quantum corrections for 3-D finite-element Monte Carlo simulations of nanoscale multigate transistors," *IEEE Trans. Electron Devices*, vol. 63, no. 3, pp. 933–939, Mar. 2016.
- [36] G. Indalecio, A. J. Garcia-Loureiro, N. S. Iglesias, and K. Kalna, "Study of metal-gate work-function variation using Voronoi cells: Comparison of Rayleigh and gamma distributions," *IEEE Trans. Electron Devices*, vol. 63, no. 6, pp. 2625–2628, Jun. 2016.
- [37] X. Wang *et al.*, "Statistical threshold-voltage variability in scaled decanometer bulk HKMG MOSFETs: A full-scale 3-D simulation scaling study," *IEEE Trans. Electron Devices*, vol. 58, no. 8, pp. 2293–2301, Aug. 2011.
- [38] H. Nam and C. Shin, "Comparative study in work-function variation: Gaussian vs. Rayleigh distribution for grain size," *IEICE Electron. Exp.*, vol. 10, no. 9, 2013, Art. no. 20130109.
- [39] T. Kamei *et al.*, "Experimental study of physical-vapor-deposited titanium nitride gate with An n+ -polycrystalline silicon capping layer and its application to 20 nm fin-type double-gate metal–oxide–semiconductor field-effect transistors," *Jpn. J. Appl. Phys.*, vol. 50, no. 4S, 2011, Art. no. 04DC14.




- [40] H. F. Dadgour, K. Endo, V. K. De, and K. Banerjee, "Grain-orientation induced work function variation in nanoscale metal-gate transistors—Part I: Modeling, analysis, and experimental validation," *IEEE Trans. Electron Devices*, vol. 57, no. 10, pp. 2504–2514, Oct. 2010.
- [41] A. Asenov, S. Kaya, and A. R. Brown, "Intrinsic parameter fluctuations in decananometer MOSFETs introduced by gate line edge roughness," *IEEE Trans. Electron Devices*, vol. 50, no. 5, pp. 1254–1260, May 2003.
- [42] G. Indalecio, M. Aldegunde, N. Seoane, K. Kalna, and A. J. García-Loureiro, "Statistical study of the influence of LER and MGG in SOI MOSFET," *Semicond. Sci. Technol.*, vol. 29, no. 4, 2014, Art. no. 045005.
- [43] A. Islam, B. Benbakhti, and K. Kalna, "Monte Carlo study of ultimate channel scaling in Si and In<sub>0.3</sub>Ga<sub>0.7</sub>As bulk MOSFETs," *IEEE Trans. Nanotechnol.*, vol. 10, no. 6, pp. 1424–1432, Nov. 2011.
- [44] G. Indalecio, N. Seoane, K. Kalna, and A. J. García-Loureiro, "Fluctuation sensitivity map: A novel technique to characterise and predict device behaviour under metal grain work-function variability effects," *IEEE Trans. Electron Devices*, vol. 64, no. 4, pp. 1695–1701, Apr. 2017.
- [45] X. Wang *et al.*, "Interplay between process-induced and statistical variability in 14-nm CMOS technology double-gate SOI FinFETs," *IEEE Trans. Electron Devices*, vol. 60, no. 8, pp. 2485–2492, Aug. 2013.



**DANIEL NAGY** received the M.Res. degree in nanoscience to nanotechnology and the Ph.D. degree in electronic and electrical engineering from Swansea University, Swansea, U.K., in 2013 and 2016, respectively.

He currently holds a Post-Doctoral position at the CITIUS, University of Santiago de Compostela, Santiago de Compostela, Spain.



**GUILLERMO INDALECIO** received the B.S. degree in physics and the Ph.D. degree in semiconductor device simulation from the University of Santiago de Compostela, Santiago de Compostela, Spain, in 2010 and 2016, respectively.

He was a Visiting Researcher with the University of Swansea, Swansea, U.K., in 2015. His current research interests include electronic devices simulation with a focus on computational techniques and novel techniques to understand variability sources.



**ANTONIO J. GARCÍA-LOUREIRO** received the Ph.D. degree from the University of Santiago de Compostela, Santiago de Compostela, Spain, in 1999.

He is an Associate Professor with the Department of Electronics and Computer Science, University of Santiago de Compostela. His current research interests are multidimensional simulations of nanoscale transistors and solar cells.



**MUHAMMAD A. ELMESSARY** received the B.Sc. degree (Hons.) in computer and systems engineering and the M.Sc. degree in engineering physics from Mansoura University, Mansoura, Egypt, in 2004 and 2010, respectively, and the Ph.D. degree in semiconductor device simulation from Swansea University, Swansea, U.K., in 2017.

He is currently a Research Assistant with Swansea University.



**KAROL KALNA** received the M.Sc. (Hons.) and Ph.D. degrees from Comenius University, Bratislava, Czechoslovakia, in 1990 and 1998, respectively.

He is an Associate Professor leading the Nanoelectronic Devices Computational Group, Swansea University, Swansea, U.K. He has held an EPSRC Advanced Research Fellowship and pioneered III–V MOSFETs since 2002. He has 84 peer-review papers and over 20 invited talks.



**NATALIA SEOANE** received the Ph.D. degree from the University of Santiago de Compostela, Santiago de Compostela, Spain, in 2007.

She was a Visiting Post-Doctoral Researcher with the University of Glasgow, Glasgow, U.K., from 2007 to 2009, Edinburgh University, Edinburgh, U.K., in 2011, and Swansea University, Swansea, U.K., from 2013 to 2015. She is currently with the University of Santiago de Compostela.