

Received 12 January 2018; accepted 21 January 2018. Date of publication 2 February 2018; date of current version 7 May 2018.  
The review of this paper was arranged by Editor N. Sugii.

Digital Object Identifier 10.1109/JEDS.2018.2801335

# Germanium on Insulator Fabrication for Monolithic 3-D Integration

AHMAD ABEDIN, LAURA ZURAUSKAITE<sup>ID</sup>, A. ASADOLLAHI, KONSTANTINOS GARIDIS, GANESH JAYAKUMAR, B. GUNNAR MALM (Senior Member, IEEE), PER-ERIK HELLSTRÖM<sup>ID</sup>, AND MIKAEL ÖSTLING (Fellow, IEEE)

Department of Electronics, KTH Royal Institute of Technology, 164 40 Stockholm, Sweden

CORRESPONDING AUTHOR: P.-E. HELLSTRÖM (e-mail: pereh@kth.se)

This work was supported by the Swedish Foundation for Strategic Research.

**ABSTRACT** A low temperature ( $T_{\max} = 350\text{ }^{\circ}\text{C}$ ) process for Germanium (Ge) on insulator (GOI) substrate fabrication with thicknesses of less than 25 nm is reported in this paper. The process is based on a single step epitaxial growth of a Ge/SiGe/Ge stack on Si, room temperature wafer bonding and an etch-back process using  $\text{Si}_{0.5}\text{Ge}_{0.5}$  as an etch-stop layer. GOI substrates with surface roughness below 0.5 nm, 0.15% tensile strain, thickness nonuniformity of less than 3 nm and residual p-type doping of less than  $10^{16}\text{ cm}^{-3}$  were fabricated. Ge pFETs are fabricated ( $T_{\max} = 600\text{ }^{\circ}\text{C}$ ) on the GOI wafer with 70% yield. The devices exhibit a negative threshold voltage of  $-0.18\text{ V}$  and 60% higher mobility than the SOI pFET reference devices.

**INDEX TERMS** GOI, wafer bonding, selective etching, GOI MOSFET, 3D integration.

## I. INTRODUCTION

Monolithic 3D integration has been proposed as a way of increasing device packing density and reducing the length of interconnects [1]. Integration of two tiers of CMOS using fully-depleted (FD) Si MOSFETs has been demonstrated [2]. Improved performance of top tier devices can potentially be achieved by high mobility channel materials such as III-V nFETs and Ge pFETs [3]. The thermal budget for device fabrication at the upper tiers is coupled with the thermal stability limitations of existing devices in the lower tiers. Competitive monolithic 3D integration is feasible within a maximum process temperature of  $500\text{ }^{\circ}\text{C}$  -  $550\text{ }^{\circ}\text{C}$  for the upper tier devices [4]. Pulsed laser annealing has the potential to activate dopants at temperatures as low as  $500\text{ }^{\circ}\text{C}$  [5]. Interconnect thermal stability is yet another challenge. State-of-the-art ultra-low-k dielectrics are suitable for  $T=500\text{ }^{\circ}\text{C}$  processing [6]. It has also been demonstrated [7] that Cu lines can withstand temperatures up to  $525\text{ }^{\circ}\text{C}$  without degradation.


The process temperature budget of Ge pFET fabrication is inherently low compared to Si, making fully depleted Ge channel pFETs a potential candidate for top tier devices. High performance FD Ge pFETs require a thin monocrystalline Ge device layer with a low residual doping concentration which can be challenging using H implantation and

Smart Cut [8] or using Ge grown on GaAs [9]. Moreover, GOI pFETs commonly suffer from the off-state leakage and positive threshold voltage which can be potentially attributed to the poor quality Ge/BOX interface [10] or p type residual doping [11]. In this work we demonstrate a low temperature ( $T=350\text{ }^{\circ}\text{C}$ ) GOI process based on Ge Strain Relaxed Buffer (SRB) growth and incorporating a  $\text{Si}_{0.5}\text{Ge}_{0.5}$  etch stop layer to achieve thin Ge device layers. Long channel GOI pFETs are fabricated to validate the substrate quality. The devices demonstrate negative threshold voltage ( $V_T$ ) of  $-0.18\text{ V}$  and 60% higher mobility compared to SOI pFET.

In this extended paper Raman spectra were obtained in order to determine the strain in the Ge layer. Additionally with further electrical characterization and analysis, the back interface quality of the Ge channel was investigated. A qualitative explanation of the back gate influence to the device behavior is presented.

## II. EXPERIMENTS

The GOI fabrication process is schematically depicted in Fig. 1. 100 mm Si wafers were cleaned in a Piranha ( $\text{H}_2\text{SO}_4:\text{H}_2\text{O}_2$  3:1) solution followed by a 5% HF dip. The wafers were immediately loaded in the epitaxial reactor and baked at  $1050\text{ }^{\circ}\text{C}$  for 90 s to remove the native



**FIGURE 1.** Low temperature GOI fabrication process flow through 3 steps:  $\text{Al}_2\text{O}_3/\text{Ge}(25 \text{ nm})/\text{SiGe}(10 \text{ nm})/\text{Ge}(3 \mu\text{m})$  stack deposition on Si, room temperature wafer bonding and thermal annealing at  $350 \text{ }^\circ\text{C}$ , removal of Si, Ge and SiGe layers by dry and wet etching.

oxide. The epitaxial growth was performed in reduced pressure chemical vapor deposition at 20 Torr using  $\text{SiH}_4/\text{GeH}_4$  as Si and Ge precursors respectively. Three micrometer thick Ge SRB was grown on Si wafers using a two-step process ( $T_{\text{Step1}} = 400 \text{ }^\circ\text{C}$ ,  $T_{\text{Step2}} = 600 \text{ }^\circ\text{C}$ ) [12] followed by a 10 nm  $\text{Si}_{0.5}\text{Ge}_{0.5}$  growth at  $500 \text{ }^\circ\text{C}$  and a 25 nm Ge device layer grown at  $400 \text{ }^\circ\text{C}$ , all in a single step epitaxy. A 10 nm  $\text{Al}_2\text{O}_3$  layer was deposited by atomic layer deposition (ALD) at  $200 \text{ }^\circ\text{C}$  and the wafer was bonded at room temperature to a thermally oxidized Si wafer and post annealed at  $350 \text{ }^\circ\text{C}$  for 8 hours. Inductive coupled plasma (ICP) dry etch was used to thin down Si to about  $100 \mu\text{m}$ , which was subsequently removed by TMAH (5%,  $T = 90 \text{ }^\circ\text{C}$ ) solution with a selectivity  $>1000:1$  towards Ge. The Ge SRB was etched with diluted standard clean 1 (SC-1) ( $\text{NH}_4\text{OH}:\text{H}_2\text{O}_2:\text{H}_2\text{O}$  1:1:100) with a selectivity  $>400:1$  towards  $\text{Si}_{0.5}\text{Ge}_{0.5}$  which acts as an etch stop layer. Finally, the remaining  $\text{Si}_{0.5}\text{Ge}_{0.5}$  etch stop layer is removed by TMAH (5%,  $T = 80 \text{ }^\circ\text{C}$ ) with a selectivity  $>5:1$  towards the Ge device layer.

Raman Spectra of the GOI layer were obtained using a  $\mu$ -Raman Spectrometer equipped with a 532 nm Ar laser with initial power of 5 mW. The laser was focused to  $1 \mu\text{m}$  spot using a 100x objective lens, and the power was sufficiently low to eliminate the heating effect. Tapping mode atomic force microscopy (AFM) and spectroscopic ellipsometry (SE) were used for evaluating the surface roughness and the thickness homogeneity of the GOI wafer respectively.


Ge pFETs were fabricated on the GOI wafers for electrical characterization of the transferred layer according to the process flow shown in Fig. 2. Active area was defined by etching the Ge layer down to the BOX. The gate dielectric stack was formed by thermal oxidation ( $\text{O}_2, T = 550 \text{ }^\circ\text{C}$ ) and  $\sim 5 \text{ nm}$  ALD  $\text{Al}_2\text{O}_3$  (4.3 nm EOT) followed by physical vapor deposition (PVD) of 12 nm TiN and low pressure chemical vapor deposition of 80 nm in-situ phosphorous doped poly-Si ( $T = 560 \text{ }^\circ\text{C}$ ) as the gate electrode. A hard mask of 40 nm plasma enhanced chemical vapor deposition (PECVD)  $\text{SiO}_2$  was used for gate patterning. The source/drain was implanted with  $\text{BF}_2$  at 48 keV energy and

Process step	Process $T_{\text{max}}$
GOI fabrication	$350 \text{ }^\circ\text{C}$
$\text{GeO}_2/\text{Al}_2\text{O}_3/\text{TiN}/\text{Poly-Si}$ gate	$560 \text{ }^\circ\text{C}$
$\text{BF}_2$ implantation	Rcom T
Gate spacer formation	$400 \text{ }^\circ\text{C}$
Dopant activation	$600 \text{ }^\circ\text{C}$
TiW/Al metallization	$400 \text{ }^\circ\text{C}$

**FIGURE 2.** Fabrication process flow for the GOI p-MOSFET and associated process temperatures.

$10^{15} \text{ cm}^{-2}$  dose. Gate spacers were formed by 12 nm ALD  $\text{SiO}_2$  followed by 50 nm PECVD SiN. Dopant activation was performed by rapid thermal anneal (RTA) at  $600 \text{ }^\circ\text{C}$  for 1 min in  $\text{N}_2$  ambient. An interlayer dielectric of 400 nm  $\text{SiO}_2$  was deposited by PECVD and contact holes were etched with a combination of RIE ( $\text{CHF}_3/\text{CF}_4$ ) and 1% HF dip. Finally, 100 nm PVD TiW and 500 nm PVD Al was used to form the device contacts.


Reference SOI devices ( $T_{\text{Si}} = 25 \text{ nm}$ ) were fabricated employing the same process as GOI devices with the following differences. Thermal  $\text{SiO}_2$  (4.5 nm EOT) was used as gate dielectric. The source/drain was formed by  $\text{BF}_2$  implantation (energy=9 keV, dose= $10^{15} \text{ cm}^{-2}$ ) and activation by RTA in  $\text{N}_2$  at  $1000 \text{ }^\circ\text{C}$  for 10 s. After metallization, forming gas anneal was performed at  $400 \text{ }^\circ\text{C}$  for 30 min.




**FIGURE 3.** Removal of the  $\text{Si}_{0.5}\text{Ge}_{0.5}$  etch stop layer and formation of  $\text{SiO}_2$  during diluted SC-1 etch. Due to the presence of  $\text{SiO}_2$  the  $\text{Si}_{0.5}\text{Ge}_{0.5}$  etch rate becomes negligible thus achieving selectivity  $>400:1$  towards Ge SRB.

### III. RESULTS AND DISCUSSIONS

The etch stop mechanism of  $\text{Si}_{0.5}\text{Ge}_{0.5}$  is depicted in Fig. 3. Initially both Si and Ge atoms are oxidized by SC-1 and the etch rate is  $\sim 3 \text{ nm/min}$ . A  $\text{SiO}_2$  film is formed on the surface which protects the layer from further oxidation, while Ge oxide is soluble in water and is removed from the surface. After removing 2 nm of the  $\text{Si}_{0.5}\text{Ge}_{0.5}$  layer, the etch rate of  $\text{Si}_{0.5}\text{Ge}_{0.5}$  drops significantly due to the formed  $\text{SiO}_2$ . This film protects the remaining  $\text{Si}_{0.5}\text{Ge}_{0.5}$  and the underlying Ge



**FIGURE 4.** AFM surface morphology of GOI substrate over  $10 \times 10 \mu\text{m}^2$  area showing surface roughness below 0.5nm.




**FIGURE 5.** Thickness distribution of the top Ge layer in a fabricated 100mm GOI wafer. Only a small non uniformity was observed ( $T_{\text{Ge}} = 22.5 \pm 2.5 \text{ nm}$ , 10 mm edge of the wafer is not measured).

device layer from the SC-1 etchant. The surface roughness of the GOI wafer was below 0.5 nm as measured by AFM (Fig. 4). The Ge thickness over the wafer was measured by spectroscopic ellipsometry to be  $22.5 \text{ nm} \pm 2.5 \text{ nm}$  (Fig. 5).

The Ge thickness variation mainly comes from non-uniformity in the TMAH etch of the  $\text{Si}_{0.5}\text{Ge}_{0.5}$  etch stop layer. This non-uniformity can be further reduced by employing single wafer spray etching tool instead of the wet etch bath used in this work. The sheet resistance of the  $3.5 \mu\text{m}$  thick Ge SRB was  $300 \Omega/\square$  indicating an unintentional p-type doping below  $10^{16} \text{ cm}^{-3}$  in accordance with the residual doping concentration commonly found in epitaxially grown Ge layers [13].

Fig. 6 shows the Raman spectra of both the unstrained Ge and GOI layers. The Ge-Ge peak for the unstrained Ge layer is at  $300 \text{ cm}^{-1}$  which is aligned with literature data. The small Raman shift for the GOI layer is attributed to 0.15% tensile strain in the layer. This strain is induced in the layer during the cool down step of the Ge SRB epitaxial growth,




**FIGURE 6.** Raman spectra of the GOI layer shows a shift compared to Ge which indicates 0.15% tensile strain in the active GOI layer.

as a result of the thermal expansion coefficient mismatch between Si and Ge.


The cross-section TEM images of a fabricated GOI pFET are shown in Fig. 7. The Ge active layer thickness is in accordance with the ellipsometry data shown in Fig. 5.

The source and drain (SD) regions are completely recrystallized through the post ion implantation annealing step. However, some twinning defects stemming from the ion implantation are still present in the SD region.



**FIGURE 7.** TEM image of  $0.8 \mu\text{m}$  gate length GOI p-MOSFET and a close-up of the  $\text{GeO}_2/\text{Al}_2\text{O}_3/\text{TiN}/\text{poly-Si}$  gate indicating the thicknesses of the composing layers.


Well-behaved  $I_D-V_G$  characteristics of a  $0.8 \mu\text{m}$  gate length MOSFET are displayed in Fig. 8 showing the transistor turning on and off at both low and high  $V_D$  without back biasing. The GOI MOSFET also exhibits a sub-threshold slope (SS) of  $\sim 170 \text{ mV/dec}$  that is similar to the results reported in literature (Table 1) as well as 60% higher long channel mobility compared to the reference SOI devices (Fig. 9). The influence of the back bias on the  $I_D-V_G$  characteristics, the threshold voltage  $V_T$  and the subthreshold slope SS is displayed in Fig. 10 and Fig. 11 respectively. For positive back bias ( $> 20\text{V}$ ), the back interface is in accumulation,  $V_T$  does not depend on  $V_{\text{BG}}$  and SS is slightly degraded from the minimum value. The interface state density of the front gate is  $D_{\text{it-front}} \approx 4.5 \cdot 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$



**FIGURE 8.** Well-behaved transfer characteristics of a p-channel 0.8 μm gate length device fabricated on the GOI. The SS was extracted at  $V_D = -0.1$  V.

**TABLE 1.** Comparison of gate length, body thickness, EOT, subthreshold slope and long channel mobility of GOI MOSFETs.


$L_G$ (μm)	$T_b$ (nm)	EOT (nm)	SS (mV/dec)	$\mu_h$ ( $\text{cm}^2/\text{Vs}$ )	Reference
0.8	25	4.3	170	170	This work
10	45	-	210	-	[10]
0.07-2.5	60-80	1.8	95-105	110	[11]
9	60	2.1	145	350	[13]
0.1	10	4.5	175	10	[16]
0.17	3	-	116	-	[17]
>100	2-25	-	>190	5-250	[18]
0.1-0.5	25-90	3	165-220	-	[19]




**FIGURE 9.** A mobility increase of 60% in GOI devices compared to the reference SOI devices is observed.

and was extracted from the SS. When a negative back gate voltage ( $V_{BG}$ ) is applied, the Ge/BOX interface approaches inversion, the front gate control over the channel is gradually lost thus the subthreshold slope increases and the transistor does not turn off. When the back bias is small ( $< 20$  V) the back interface is depleted, the front  $V_T$  depends linearly on the back bias and SS reaches the lowest value [14], [15].


The back interface of the devices is depleted at  $V_{BG} = 0$  V confirming the low residual doping of the Ge channel as



**FIGURE 10.**  $I_D$ - $V_G$  characteristics of a p-channel 0.8 μm gate length device fabricated on the GOI with the back bias ranging from -60 V to 60 V.




**FIGURE 11.** Front gate threshold voltage and subthreshold slope dependence of the back bias when the back interface is in inversion, depletion and accumulation.



**FIGURE 12.** CV characteristics of Ge/ $\text{Al}_2\text{O}_3$  MOS capacitors with  $D_{it}$  of  $3 - 4 \cdot 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$  which is in line with MOSFET data.

well as that the number of fixed charges at the Ge/BOX is small. The interface state density of the Ge/BOX interface is  $D_{it-back} \approx 1 - 2 \cdot 10^{12} \text{ eV}^{-1} \text{ cm}^{-2}$  and was obtained from the linear part of  $V_T$  vs.  $V_{BG}$  curve in Fig. 11. This value



**FIGURE 13.** Measured  $V_T$  data over a wafer of fabricated p-channel GOI devices. The  $V_T$  median is  $-0.18$  V. Devices that are either not working or out of the displayed  $V_T$  range are marked in black (in those areas, Ge was not perfectly bonded to the oxide and consequently was removed during the etch-back).

is in line with  $D_{it-cap} \approx 3 - 4 \cdot 10^{12} \text{ eV}^{-1}\text{cm}^{-2}$  that was extracted from the CV curves of Ge/ $\text{Al}_2\text{O}_3$  MOS capacitors displayed in Fig. 12.

A wafer map demonstrating the  $V_T$  variation on the wafer is displayed in Fig. 13. The devices that are not working (do not turn on and off) or with  $V_T$  out of the presented range are marked in black. A 70% yield was achieved. The devices that failed are in the areas where Ge was not bonded properly and thus was removed during the etch-back process. The median of the  $V_T$  is  $-0.18$  V whereas the reference SOI pFETs with TiN gate exhibit  $V_T$  of  $-0.65$  V. TCAD simulations that assume no oxide charge and no fixed charge at neither front nor back interface, give a  $V_T$  shift of  $0.47$  V between SOI and GOI devices which is in line with our experimental data.

#### IV. CONCLUSION

A low temperature ( $T_{max} = 350$  °C) GOI process based on Ge SRB growth and a  $\text{Si}_{0.5}\text{Ge}_{0.5}$  etch stop layer was demonstrated. Employing a highly selective diluted SC-1 etchant for Ge removal allows a  $10$  nm  $\text{Si}_{0.5}\text{Ge}_{0.5}$  layer to be used as an etch stop. Using this technique, GOI substrates were fabricated with Ge thickness of  $22.5 \pm 2.5$  nm, surface roughness below  $0.5$  nm and  $0.15\%$  tensile strain. The residual p-type dopant concentration was estimated to be below  $10^{16} \text{ cm}^{-3}$ . Ge pFETs were fabricated ( $T_{max} = 600$  °C) on the GOI wafers with 70% yield and the devices exhibited a  $V_T$  of  $-0.18$  V and 60% higher mobility compared to the SOI pFET reference.

#### ACKNOWLEDGMENT

Lars Riekehr from Ångström Laboratory is acknowledged for the TEM measurements.

#### REFERENCES

[1] P. Batude *et al.*, "GeOI and SOI 3D monolithic cell integrations for high density applications," in *Proc. VLSI Technol. Symp.*, 2009, pp. 166–167.  
[2] P. Batude *et al.*, "3DVLSI with CoolCube process: An alternative path to scaling," in *Proc. VLSI Technol. Symp.*, 2015, pp. T48–T49.

[3] T. Irisawa *et al.*, "Demonstration of ultimate CMOS based on 3D stacked InGaAs-OI/SGOI wire channel MOSFETs with independent back gate," in *Dig. Tech. Paper Symp. VLSI Technol.*, 2014, pp. 3–4.  
[4] M. Vinet *et al.*, "Opportunities brought by sequential 3D CoolCube<sup>TM</sup> integration," in *Proc. 46th Eur. Solid-State Device Res. Conf. (ESSDERC)*, 2016, pp. 226–229.  
[5] B. Rajendran, A. K. Henning, B. Cronquist, and Z. Or-Bach, "Pulsed laser annealing: A scalable and practical technology for monolithic 3D IC," in *Proc. IEEE Int. 3D Syst. Integr. Conf. (3DIC)*, 2013, pp. 1–5.  
[6] F. Deprat *et al.*, "Dielectrics stability for intermediate BEOL in 3D sequential integration," *Microelectron. Eng.*, vol. 167, Jan. 2017, pp. 90–94.  
[7] A. Vandoooren *et al.*, "Double-gate Si junction-less n-type transistor for high performance Cu-BEOL compatible applications using 3D sequential integration," presented at the IEEE SOI 3D Subthreshold Microelectron. Technol. Unified Conf. (S3S), Burlingame, CA, USA, 2017.  
[8] Y. L. Chao, R. Scholz, M. Reiche, U. Gösele, and J. C. S. Woo, "Characteristics of germanium-on-insulators fabricated by wafer bonding and hydrogen-induced layer splitting," *Jpn. J. Appl. Phys. Reg. Paper Short Notes Rev. Paper*, vol. 45, no. 11, pp. 8565–8570, 2006.  
[9] T. Maeda *et al.*, "Advanced germanium layer transfer for ultra thin body on insulator structure," *Appl. Phys. Lett.*, vol. 109, no. 26, 2016, Art. no. 262104.  
[10] K. Romanjek *et al.*, "Improved GeOI substrates for pMOSFET off-state leakage control," *Microelectron. Eng.*, vol. 86, nos. 7–9, pp. 1585–1588, 2009.  
[11] K. Romanjek *et al.*, "High performance 70 nm gate length germanium-on-insulator pMOSFET with high-k/metal gate," *Solid-State. Electron.*, vol. 53, no. 7, pp. 723–729, 2009.  
[12] A. Abedin, A. Asadollahi, K. Garidis, P.-E. Hellström, and M. Ostling, "Epitaxial growth of Ge strain relaxed buffer on Si with low threading dislocation density," *ECS Trans.*, vol. 75, no. 8, pp. 615–621, 2016.  
[13] W. Van Den Daele *et al.*, "Low-temperature characterization and modeling of advanced GeOI pMOSFETs: Mobility mechanisms and origin of the parasitic conduction," *Solid-State. Electron.*, vol. 54, no. 2, pp. 205–212, 2010.  
[14] H.-K. Lim and J. G. Fossum, "Threshold voltage of thin-film Silicon-on-insulator (SOI) MOSFET's," *IEEE Trans. Electron Devices*, vol. 30, no. 10, pp. 1244–1251, Oct. 1983.  
[15] K. Tokunaga and J. C. Sturm, "Substrate bias dependence of subthreshold slopes in fully depleted silicon-on-insulator MOSFET's," *IEEE Trans. Electron Devices*, vol. 38, no. 8, pp. 1803–1807, Aug. 1991.  
[16] H. Wu and P. D. Ye, "Fully depleted Ge CMOS devices and logic circuits on Si," *IEEE Trans. Electron Devices*, vol. 63, no. 8, pp. 3028–3035, Aug. 2016.  
[17] S. Yadav *et al.*, "Monolithic integration of InAs quantum-well n-MOSFETs and ultrathin body Ge p-MOSFETs on a Si substrate," *IEEE Trans. Electron Devices*, vol. 64, no. 2, pp. 353–360, Feb. 2017.  
[18] X. Yu *et al.*, "Experimental study on carrier transport properties in extremely-thin body Ge-on-insulator (GOI) p-MOSFETs with GOI thickness down to 2 nm," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, Washington, DC, USA, 2015, pp. 2.2.1–2.2.4.  
[19] H. Wu *et al.*, "Deep sub-100 nm Ge CMOS devices on Si with the recessed S/D and channel," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, 2014, pp. 16.7.1–16.7.4.



**AHMAD ABEDIN** received the B.Sc. degree in materials and engineering from the Sharif University of Technology, Tehran, Iran, and the M.Sc. degree in nanotechnology from the KTH Royal Institute of Technology, Sweden, in 2013, where he is currently pursuing the Ph.D. degree. He is currently conducting research on group IV semiconductors epitaxial growth and device fabrication.




**LAURA ZURAUSKAITE** received the B.Sc. degree (*cum laude*) in physics from Vilnius University, Vilnius, Lithuania, in 2014 and the M.Sc. degree in nanotechnology from the KTH Royal Institute of Technology, Stockholm, Sweden, in 2016, where she is currently pursuing the Doctoral degree. She is currently engaged in research of Ge/high-k MOS interfaces and Ge MOSFETs based on them.



**B. GUNNAR MALM** (M'98–SM'10) was born in Stockholm, Sweden, in 1972. He received the M.S. degree from Uppsala University, Sweden, in 1997 and the Ph.D. degree in solid-state electronics from the Royal Institute of Technology, Stockholm, in 2002, where he has been an Associate Professor with the School of ICT since 2011. His recent work includes silicon carbide technology for extreme environments and spintronics for microwave and logic applications.

**A. ASADOLLAHI** photograph and biography not available at the time of publication.



**KONSTANTINOS GARIDIS** is currently pursuing the Ph.D. degree in nano- and micro-electronics with the Department of Electronics, KTH Royal Institute of Technology, Stockholm, Sweden. His research interests include the design and fabrication of Si and Ge MOSFETs, monolithic 3-D integration and Si<sub>1-x</sub>Ge<sub>x</sub> epitaxy.



**PER-ERIK (HELLBERG) HELLSTRÖM** received the M.Sc. and Ph.D. degrees in electrical engineering from the KTH Royal Institute of Technology, Stockholm, Sweden, in 1995 and 2000, respectively. His Ph.D. thesis dealt with polycrystalline Si<sub>1-x</sub>Ge<sub>x</sub> as gate material for CMOS technology. Since 2000, he has been a Research Associate with the KTH School of Electrical Engineering and Computer Science and, in 2006, he was appointed as a Docent. He has co-authored over 100 papers in refereed journals and conference proceedings. His current research interests include semiconductor process technology, advanced nano-scaled MOSFETs, and monolithic 3-D integration technology and devices for sensing applications.



**GANESH JAYAKUMAR** received the M.Sc. degree in electronics design from the University of Glasgow, U.K., in 2011. He is currently pursuing the Ph.D. degree with the Department of Integrated Devices and Circuits, School of EECS, KTH Royal Institute of Technology and with the thesis entitled "Monolithic integration of silicon nanowires with CMOS circuits for biosensing application." His research interests include lab-on-chip sensors for biomedical applications and semiconductor device technology.



**MIKAEL ÖSTLING** (M'85–SM'97–F'04) received the M.Sc. and Ph.D. degrees from Uppsala University, Sweden. He is currently a Professor of solid-state electronics and a Deputy President with the KTH Royal Institute of Technology, Sweden. His research interests are Si/SiGe devices and process technology for very high frequency, and also device technology for wide bandgap semiconductors with special emphasis on SiC for high power and high temperature applications. Since 2016, he has been the Editor-in-Chief of the IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY.