

# High-Uniformity and High Drain Current Density Enhancement-Mode AlGaIn/GaN Gates-Seperating Groove HFET

YUANGANG WANG<sup>ID</sup>, YUANJIE LV, XINGYE ZHOU<sup>ID</sup>, JIAYUN YIN<sup>ID</sup>, TINGTING HAN, GUODONG GU, XUBO SONG, XIN TAN, SHAOBO DUN, HONGYU GUO, YULONG FANG, ZHIHONG FENG, AND SHUJUN CAI (Member, IEEE)

National Key Laboratory of Application Specific Integrated Circuit, Hebei Semiconductor Research Institute, Shijiazhuang 050051, China

CORRESPONDING AUTHORS: Y. J. LV AND Z. H. FENG (e-mail: ga917w@163.com; yuanjielv@163.com)

This work was supported by the National Natural Science Foundation of China under Grant 61674130 and Grant 61604137.

**ABSTRACT** In this paper, we report on a novel E-mode AlGaIn/GaN gates-seperating groove heterostructure field-effect transistor (GSG HFET). The current turn-on/off is controlled by changing gate voltage to regulate the horizontal energy band between the double gates. A threshold voltage of 0.23 V and a high drain current density of 851 mA/mm are obtained in GSG HFET. Compared with the proposed depletion-mode device, the maximum drain current of the GSG HFET decreases slightly (about 7%). It is noteworthy that the threshold voltage is less sensitive to the etching time. The devices show high-uniformity threshold voltage of 0.23 V within wide etching time range from 5 to 9 min.

**INDEX TERMS** E-mode, high current density, high-uniformity threshold voltage, GSG HFET.

## I. INTRODUCTION


GaN based heterostructure field-effect transistors (HFETs) have received great attention in the energy-efficient power switching applications, due to the excellent characteristics of GaN over the conventional silicon [1], [2]. Normally-off GaN based HFETs are highly desirable in power switching applications for safety, power consumption and cost reasons [3]. In the last years, various techniques regulating vertical energy band have been developed to realize Enhancement-mode (E-mode) GaN based HFETs. The proposed approaches mainly include gate recess [4], [5], p-type gate injection [6], cascade structure [7], fluorine plasma treatment [8], [9], metal-2DEG Schottky tunnel junction [10], [11] and so on. The gate-recess technique has been widely studied and improved [12]. However, it still has the following problems: i) the drain saturation current ( $I_{dss}$ ) and on resistance ( $R_{on}$ ) always become worse due to the increase of channel resistance; ii) the uniformity of threshold voltage is poor, caused by the uncontrollable of the inductively-coupled-plasma (ICP) etch rate and the induced surface defects during the etching process [13]. Although the p-GaN

solution seems to represent a promising technology for E-mode devices, the low value of  $I_{dss}$  is still a noteworthy issue.

In this paper, a novel E-mode AlGaIn/GaN gates-seperating groove heterostructure field-effect transistor (GSG HFET) is proposed for the first time. This structure consists of double gates, while a barrier and low 2DEG density region at AlGaIn/GaN heterojunction located between the gates is realized by ICP etching. The gate and drain voltages regulate the height and width of the barrier by adjusting the horizontal conduction energy band, which controls the current turn-on/off. A high current density is realized in the novel E-mode AlGaIn/GaN HFET. Moreover, the value of  $V_{th}$  is less insensitive to the etching time, and high-uniformity threshold voltage is realized.


## II. DEVICE FABRICATION

The used AlGaIn/GaN heterostructure was grown by metal organic chemical vapor deposition (MOCVD) on a 4 inch SiC substrate. The heterostructure consists of a 2 nm GaN cap layer, a 18 nm  $Al_{0.2}GaN$  barrier layer, a 1 nm AlN interlayer, and a 2  $\mu m$  GaN buffer layer, as shown in



**FIGURE 1.** Schematic cross section of (a) AlGaIn/GaN GSG HFET and (b) D-mode AlGaIn/GaN HFET.


Fig. 1(a). A room-temperature electron mobility ( $\mu$ ) of around  $2000 \text{ cm}^2/(\text{V}\cdot\text{s})$  was achieved at a sheet concentration ( $n_s$ ) of  $0.9 \times 10^{13} \text{ cm}^{-2}$ . The device fabrication commenced with mesa isolation by  $\text{Cl}_2/\text{BCl}_3$  plasma dry etching. The source/drain contacts with Ti/Al/Ni/Au (30/100/50/100 nm) were formed by electron-beam evaporation. An Ohmic resistance of  $0.7 \Omega\cdot\text{mm}$  was obtained by a rapid thermal annealing at  $860^\circ\text{C}$  in  $\text{N}_2$  atmosphere. The distance between the source and drain Ohmic contacts was  $5 \mu\text{m}$ . A  $5 \text{ nm Al}_2\text{O}_3$  dielectric layer was deposited by atomic layer deposition (ALD) at  $300^\circ\text{C}$ . Then post deposition annealing at  $500^\circ\text{C}$  for 5 min under  $\text{O}_2$  atmosphere was used to further improve the  $\text{Al}_2\text{O}_3$  and  $\text{Al}_2\text{O}_3/\text{GaN}$  interface quality. Double Ni/Au (50/200 nm) gates with length/width of nominal  $0.3/50 \mu\text{m}$  were located in the middle of the source-drain spacing and connected in one pad. The distance between the double gates ( $L_{\text{gg}}$ ) was  $80 \text{ nm}$ , as shown in Fig. 2. A SiN passivation layer was deposited by plasma enhanced chemical vapor deposition (PECVD). The SiN located between the double gates was removed by reactive ion etching (RIE). The  $\text{Al}_2\text{O}_3$  dielectric layer in region A between the double gates, as shown in Fig. 1(a), was removed by HF. Then the AlGaIn barrier layer in region A was etched by ICP dry etching. To minimize the damage induced by ion bombardment, the RF bias and power were set very low to achieve an etch rate of  $\sim 1.5 \text{ nm/min}$ . The RF generator power and ICP generator power were set to be  $5 \text{ W}$  and  $180 \text{ W}$ , respectively. Then the sample was annealed at  $400^\circ\text{C}$  for 10 min under  $\text{N}_2$  atmosphere. Besides, the D-mode AlGaIn/GaN HFET without recess region was set as reference group, as shown in Fig. 1(b).



**FIGURE 2.** Scanning Electron Microscope (SEM) cross-section image of the trench.

### III. RESULTS AND DISCUSSION


The measured static/pulsed output and double transfer characteristics of the fabricated GSG HFET with a 5-minutes



**FIGURE 3.** (a) Static/pulsed output characteristics of GSG HFET, (b) double transfer characteristics of GSG HFET and D-mode AlGaIn/GaN HFET.

etching time are shown in Fig. 3 (a) and (b), respectively. The device shows good pinch-off characteristics at zero gate bias. The gate lag can be negligible, and the total current collapse is about 5.6% from the pulsed measurements, as shown in Fig. 3(a). A value of  $V_{\text{th}}$  for GSG HFET is extracted to be  $0.23 \text{ V}$ . A high drain current density of  $851 \text{ mA/mm}$  @  $V_{\text{gs}} = 6 \text{ V}$  is obtained. The double transfer characteristics of GSG HFET and D-mode device both exhibit almost no hysteresis, as shown in Fig. 3(b), indicating the good suppression of surface states. Moreover, compared to the D-mode device, the decrease of  $I_{\text{dss}}$  is just 7%.

Based on the commercial Sentaurus TCAD software, the two-dimensional simulations were performed to investigate the operating principle of GSG HFET. Following the work in [14], the surface donor traps with an energy level of  $0.57 \text{ eV}$  below the conduction band were taken. The dimension of the simulated device is same as the one in Fig. 1(a). Moreover, the I-V curves of the non-gate device with different etching time are shown in Fig. 4. The recess region here is defined as the whole area between source and drain. The drain current decreases sharply to  $5.8 \times 10^{-5} \text{ A/mm}$  at 5-minutes etching time. Therefore, the low 2DEG density recess depth in the simulation is set from  $8 \text{ nm}$ .



**FIGURE 4.** I-V curves of the non-gate device with different etching time.

In order to make the simulated data close to the measured data, the temperature-related model and source/drain parasitic resistances are added in the simulation. The simulated profile of lateral conduction band along channel is shown in Fig. 6(a). The barrier recess region is located from  $2.3$  to  $2.38 \mu\text{m}$ . At zero gate bias, a barrier located in Region A is high enough to block the electron transition, realizing normally-off operation. With increasing the positive gate bias, the barrier height is pulled down. Besides, the block




FIGURE 5. Subthreshold characteristics and DIBL effect of GSG HFET.

barrier becomes thinner and lower significantly with increasing drain voltage (from 0 V to 10 V as shown in Fig. 6(a)). Therefore, the drain induced barrier lower (DIBL) effect is remarkable, as shown in Fig. 5. The subthreshold slope (SS) is 125 mV/decade at  $V_{ds} = 1$  V, while it increases to 214 and 401 mV/decade at  $V_{ds} = 10$  and 20 V, respectively.




FIGURE 6. (a) Simulated lateral conduction band energy profiles along the channel under AlGaIn/GaN heterojunction 1nm and (b) electron velocity and lateral electric field in Region A at  $V_{gs}=2$ V and  $V_{ds}=10$ V.

Compared to the conventional gate recess structure, the double gates enhance the regulation of the height and width in the block barrier at the same time. Moreover, the low-velocity electrons flowing from the source to the left of Region A will be sharply speeded up to through this region, as shown in Fig. 6(b). The left velocity peak in region A is caused by the abrupt 2DEG density, while the right electron velocity peak is caused by the high electric field [15], as shown in Fig. 6(b). As a result, the novel device can achieve high current after dry etching. It's also noteworthy that the block barrier height has little change with different recess depth from the simulated results, as shown in Fig. 7. This indicates that the threshold voltage is insensitive to the etching depth of AlGaIn layer and will be constant in a wide range of dry etching time.

Transfer characteristics of GSG HFET with different etching time are shown in Fig. 8. The simulated data is for obtaining changing trends. As shown in Fig. 8 (a), the simulated results point out that  $I_{ds}$  (from 990 to 952 mA/mm), peak transconductance (from 193 to 178 mS/mm) and  $V_{th}$  (from 0.47 to 0.49 V) are insensitive to the recess depth, even in large range from 8 nm to 16 nm. The trend of experimental results agrees very well with the simulated data, as shown in Fig. 8 (b). The saturation drain current, transconductance and threshold voltage almost have no change as the




FIGURE 7. The simulated conduction band energy profiles along the channel under AlGaIn/GaN heterojunction 1nm with different recess depth.




FIGURE 8. Transfer characteristics of GSG HFET with different etching time (a) simulated data, (b) measured data.

etching time increasing from 5 to 9 minutes. However, the drain current drops obviously with further increasing etching time to 11 minutes, as shown in Fig. 8 (b). This may be due to the barrier thickness fluctuation scattering [16], or surface defects scattering [17], or the damage of the channel, which are not given full consideration in the simulation.




FIGURE 9. Transfer characteristics of GSG HFET with different  $L_{gg}$  (a) simulated data, (b) measured data.

Transfer characteristics of GSG HFET with different gate-to-gate distance ( $L_{gg}$ ) are shown in Fig. 9. The trend of experimental data matches well with the simulated transfer characteristics of GSG HFET with different  $L_{gg}$ . With increasing the gate-to-gate distance, the threshold voltage rises obviously towards to positive direction, which can reach 3.1V at  $L_{gg} = 800$  nm. However, the drain current density decreases significantly, caused by the decreasing electric field and electron velocity in the region A. Further studies focused on material structure, gate length and insulation type are still needed to increase the threshold voltage while maintaining a high drain current.

#### IV. CONCLUSION

A novel E-mode AlGaN/GaN gates-seperating groove heterostructure field-effect transistor (GSG HFET) was fabricated. The block barrier located between the double gates was realized by ICP etching. Although the electrons density in the barrier region is low, the electron velocity in this region is high enough to keep a high drain current, which achieved 851 mA/mm. Meanwhile, the threshold voltage is less insensitive to the etching time, improving the threshold voltage consistency under uncontrollable etch rate. Due to the advantages of high current density and the high threshold voltage consistency, the novel structure may realize practical application in the foreseeable future.

#### REFERENCES

- [1] Y. F. Wu, M. Jacob-Mitos, M. L. Moore, and S. Heikman, "A 97.8% efficient GaN HEMT boost converter with 300-W output power at 1 MHz," *IEEE Electron Device Lett.*, vol. 29, no. 8, pp. 824–826, Aug. 2008, doi: [10.1109/LED.2008.2000921](https://doi.org/10.1109/LED.2008.2000921).
  - [2] N. Ikeda *et al.*, "GaN power transistors on Si substrates for switching applications," *Proc. IEEE*, vol. 98, no. 7, pp. 1151–1161, Jul. 2010, doi: [10.1109/JPROC.2009.2034397](https://doi.org/10.1109/JPROC.2009.2034397).
  - [3] K. J. Chen and C. Zhou, "Enhancement-mode AlGaN/GaN HEMT and MIS-HEMT technology," *Physica Status Solidi A*, vol. 208, no. 2, pp. 434–438, Feb. 2011, doi: [10.1002/pssa.201000631](https://doi.org/10.1002/pssa.201000631).
  - [4] T. Oka and T. Nozawa, "AlGaN/GaN recessed MIS-gate HFET with high-threshold-voltage normally-off operation for power electronics applications," *IEEE Electron Device Lett.*, vol. 29, no. 7, pp. 668–670, Jul. 2008, doi: [10.1109/LED.2008.2000607](https://doi.org/10.1109/LED.2008.2000607).
  - [5] B. Lu, M. Sun, and T. Palacios, "An etch-stop barrier structure for GaN high-electron-mobility transistors," *IEEE Electron Device Lett.*, vol. 34, no. 3, pp. 369–371, Mar. 2013, doi: [10.1109/LED.2012.2237374](https://doi.org/10.1109/LED.2012.2237374).
  - [6] Y. Uemoto *et al.*, "A normally-off AlGaN/GaN transistor with  $R_{on,A}=2.6\text{m}\Omega\text{ cm}^2$  and  $BV_{ds}=640\text{V}$  using conductivity modulation," in *Proc. Int. Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, Dec. 2006, pp. 1–4, doi: [10.1109/IEDM.2006.346930](https://doi.org/10.1109/IEDM.2006.346930).
  - [7] X. C. Huang, Z. Y. Liu, Q. Li, and F. C. Lee, "Evaluation and application of 600 V GaN HEMT in cascode structure," *IEEE Electron Device Lett.*, vol. 29, no. 5, pp. 2453–2461, May 2014, doi: [10.1109/TPEL.2013.2276127](https://doi.org/10.1109/TPEL.2013.2276127).
  - [8] Y. Cai, Y. G. Zhou, K. J. Chen, and K. M. Lau, "High-performance enhancement-mode AlGaN/GaN HEMTs using fluoride-based plasma treatment," *IEEE Electron Device Lett.*, vol. 26, no. 7, pp. 435–437, Jul. 2005, doi: [10.1109/LED.2005.851122](https://doi.org/10.1109/LED.2005.851122).
  - [9] Z. H. Feng *et al.*, "18-GHz 3.65-W/mm enhancement-mode AlGaN/GaN HFET using fluorine plasma ion implantation," *IEEE Electron Device Lett.*, vol. 31, no. 12, pp. 1386–1388, Dec. 2010, doi: [10.1109/LED.2010.2072901](https://doi.org/10.1109/LED.2010.2072901).
  - [10] L. Yuan, H. W. Chen, and K. J. Chen, "Normally off AlGaN/GaN metal-2DEG tunnel-junction field-effect transistors," *IEEE Electron Device Lett.*, vol. 32, no. 3, pp. 303–305, Mar. 2011, doi: [10.1109/LED.2010.2095823](https://doi.org/10.1109/LED.2010.2095823).
  - [11] L. Yuan, H. W. Chen, Q. Zhou, C. H. Zhou, and K. J. Chen, "Gate-induced Schottky barrier lowering effect in AlGaN/GaN metal-2DEG tunnel junction field effect transistor," *IEEE Electron Device Lett.*, vol. 32, no. 9, pp. 1221–1223, Sep. 2011, doi: [10.1109/LED.2011.2159258](https://doi.org/10.1109/LED.2011.2159258).
  - [12] S. X. Lin *et al.*, "A GaN HEMT structure allowing self-terminated, plasma-free etching for high-uniformity, high-mobility enhancement-mode devices," *IEEE Electron Device Lett.*, vol. 37, no. 4, pp. 377–380, Apr. 2016, doi: [10.1109/LED.2016.2533422](https://doi.org/10.1109/LED.2016.2533422).
  - [13] K.-W. Kim *et al.*, "Effects of TMAH treatment on device performance of normally Off  $\text{Al}_2\text{O}_3/\text{GaN}$  MOSFET," *IEEE Electron Device Lett.*, vol. 32, no. 10, pp. 1376–1378, Oct. 2011, doi: [10.1109/LED.2011.2163293](https://doi.org/10.1109/LED.2011.2163293).
  - [14] A. Goswami, R. J. Trew, and G. L. Bilbro, "Physics based modeling of gate leakage current due to traps in AlGaN/GaN HFETs," *Solid State Electron.*, vol. 80, no. 3, pp. 23–27, 2013, doi: [10.1016/j.sse.2012.10.005](https://doi.org/10.1016/j.sse.2012.10.005).
  - [15] Y.-R. Wu, M. Singh, and J. Singh, "Device scaling physics and channel velocities in AlGaN/GaN HFETs: Velocities and effective gate length," *IEEE Trans. Electron Devices*, vol. 53, no. 4, pp. 588–593, Apr. 2006, doi: [10.1109/TED.2006.870571](https://doi.org/10.1109/TED.2006.870571).
  - [16] G. P. Liu *et al.*, "Two-dimensional electron gas mobility limited by barrier and quantum well thickness fluctuations scattering in  $\text{Al}_x\text{Ga}_{1-x}\text{N}/\text{GaN}$  multi-quantum wells," *Appl. Phys. Lett.*, vol. 100, no. 16, pp. 1–4, 2012, doi: [10.1063/1.4704142](https://doi.org/10.1063/1.4704142).
  - [17] T.-H. Hung, M. Esposito, and S. Rajan, "Interfacial charge effects on electron transport in III-nitride metal insulator semiconductor transistors," *Appl. Phys. Lett.*, vol. 99, no. 16, 2011, Art. no. 162104, doi: [10.1063/1.3653805](https://doi.org/10.1063/1.3653805).
- YUANGANG WANG**, photograph and biography not available at the time of publication.
- YUANJIE LV**, photograph and biography not available at the time of publication.
- XINGYE ZHOU**, photograph and biography not available at the time of publication.
- JIAYUN YIN**, photograph and biography not available at the time of publication.
- TINGTING HAN**, photograph and biography not available at the time of publication.
- GUODONG GU**, photograph and biography not available at the time of publication.
- XUBO SONG**, photograph and biography not available at the time of publication.
- XIN TAN**, photograph and biography not available at the time of publication.
- SHAOBO DUN**, photograph and biography not available at the time of publication.
- HONGYU GUO**, photograph and biography not available at the time of publication.
- YULONG FANG**, photograph and biography not available at the time of publication.
- ZHIHONG FENG**, photograph and biography not available at the time of publication.
- SHUJUN CAI**, photograph and biography not available at the time of publication.