

Received 13 June 2017; revised 16 August 2017; accepted 26 September 2017. Date of publication 29 September 2017; date of current version 20 December 2017. The review of this paper was arranged by Editor P. Pavan.

Digital Object Identifier 10.1109/JEDS.2017.2758018

A Novel Reconfigurable Sub-0.25-V Digital Logic Family Using the Electron-Hole Bilayer TFET

CEM ALPER^{ID}¹, JOSE LUIS PADILLA^{ID}², PIERPAOLO PALESTRI³ (Senior Member, IEEE),
AND ADRIAN M. IONESCU¹ (Fellow, IEEE)

¹ Nanoelectronic Devices Laboratory, EPFL, 1015 Lausanne, Switzerland

² Departamento de Electronica, Universidad de Granada, 18071 Granada, Spain

³ Dipartimento Politecnico di Ingegneria e Architettura, University of Udine, 33100 Udine, Italy

CORRESPONDING AUTHOR: C. ALPER (e-mail: cem.alper@epfl.ch)

This work was supported by the European Community Seventh Framework Programme through the Project E2-Switch under Grant 619509.

The work of J. L. Padilla was supported by the Marie Curie Action under Grant 291780 (Andalucia Talent Hub).

ABSTRACT We propose and validate a novel design methodology for logic circuits that exploits the conduction mechanism and the presence of two independently biased gates (“n-gate” and “p-gate”) of the electron-hole bilayer tunnel field-effect transistor (EHBTTFET). If the device is designed to conduct only under certain conditions, e.g., when $V_{n\text{-gate}} = V_{DD}$ and $V_{p\text{-gate}} = 0$, it then shows an “XOR-like” behavior that allows the implementation of certain logic gates with a smaller number of transistors compared to conventional CMOS static logic. This simplifies the design and possibly results in faster operation due to lower node capacitances. We demonstrate the feasibility of the proposed EHBTTFET logic for low supply voltage operation using mixed device/circuit simulations including quantum corrections.

INDEX TERMS Band-to-band tunneling, tunnel field-effect transistor (TFET), 2D-2D tunneling, quantum mechanical simulation, logic circuits.

I. INTRODUCTION

Tunnel FETs (TFET) has emerged as one of the most prominent steep slope switch [1], [2]. However most practical implementations suffer from very low ON currents [3]. The electron-hole bilayer TFET (EHBTTFET) addressed this issue by utilizing the so-called *line tunneling* [4] for which the band-to-band tunneling (BTBT) takes place over the entire region covered by the gate. The EHBTTFET [5] consists of a semiconductor layer sandwiched between two asymmetrically placed gates, n- and p-gate to induce 2D electron and hole gases (2DEG and 2DHG), respectively (see Fig. 1 (a, b and d)). Initial circuit performance assessment was made in [5] for Ge EHBTTFET where it was benchmarked against a virtual double gate Ge MOSFET using inverters. Modeling of the device including quantum mechanical treatment of subband alignment and subband-to-subband tunneling was presented in [6]. Further on, the non-idealities unforeseen by the semi-classical tools and their possible solutions [7], [8] were identified. These studies have shown that steep switching characteristics are retained provided suitable counter-measures are put in place to suppress lateral leakage.

Another important feature of the EHBTTFET is the independent biasing of the n- and p-gates. Typically, a positive (negative) bias needs to be applied to n-gate (p-gate) to induce the electron-hole subband alignment in the overlap region, although different configurations are certainly possible with appropriate choice of the gate metal workfunctions. Another property of the EHBTTFET, that is shared by many other TFET structures, is the ambipolarity [9], [10], i.e., the same device can be used as a pull-up (p-type) or a pull-down (n-type) device. Therefore, it could be possible to achieve a CMOS-like functionality by using a single device. Moreover, since the EHBTTFET is a symmetric device (i.e., both electrons and holes contribute to conduction mechanism), n-type and p-type static behavior is almost symmetric as well if gate workfunctions are chosen appropriately.

No reports about the fabrication of the EHBTTFET have been presented so far. However, possible fabrications strategies have been devised such as the fin EHBTTFET [11]. Also, recently developed vertical epitaxial growth techniques such as template-assisted selective epitaxy (TASE) [12],




FIGURE 1. (a) Sketch of the hetero-gate InGaAs EHBTFET (b) Working principle of the EHBTFET. The white arrows indicate the direction of BTBT. (c) EHBTFET circuit symbol for the EHBTFET denoting the corresponding electrodes. (d) The band profile of the EHBTFET along the vertical direction in the overlap region (see the dashed line on Fig. 1(b)) for the ON state. The calculated subband energies for the electron and hole states are denoted as dotted lines.

which allows for high quality III-V devices integrated on a Si substrate can be utilized.

In this paper, we propose a novel logic family exploiting distinguishing features of the EHBTFET, namely the independent biasing and the steep slope switching. The EHBTFET logic makes use of the independent biasing property to implement complex logic functions with a reduced number of transistors. This is similar to the proposal in [13] that however assumes TFET architectures different than the EHBTFET. We demonstrate the operation of various logic circuits using quantum-corrected mixed-mode TCAD simulations.

II. SIMULATION APPROACH

We use Sentaurus Device [14] to perform the static and transient simulations. Due to very strong quantization and to BTBT taking place between two quantized states (z tunneling), a proper treatment of the quantization effects is necessary. To this end, we make use of a recently proposed method [15] to mimic subband quantization in the semiconductor by using the Physical Model Interface (PMI) of Sentaurus Device [14]. The model modifies the conduction and valence band edges near the semiconductor/oxide interface thus shifting the onset of tunneling in a consistent way

with the predictions of the quantum mechanical (QM) simulations [6]. This enables the TCAD tool to predict both the vertical current (wanted) as well as the lateral one (leakage, unwanted) BTBT current which stems from the fact that quantization is less severe in the underlap region [16]. Using such an approach allows us to include quantum effects properly in the mixed-mode circuit simulation environment. However, it should be noted that the charge densities are still calculated semiclassically.

III. DEVICE WORKING PRINCIPLE & CIRCUIT SIMULATIONS

The device structure, the main dimensions and circuit schematic of the $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ EHBTFET is given in Fig. 1. We take the electron effective mass, the heavy hole effective mass and the bandgap as $m_e = 0.042 m_0$, $m_{hh} = 0.457 m_0$ and $E_G = 0.751 \text{ eV}$ respectively. We utilize the heavy hole mass for the quantization model to determine the subband energy. On the other hand, the light hole mass ($m_{lh} = 0.052 m_0$) is used for BTBT model since the conduction and heavy hole subbands are connected in the imaginary dispersion with a hole effective mass much closer to the light hole one [16]. To prevent the lateral leakage that deteriorates the SS, we utilize the hetero-gate configuration [8] with $\Phi_{n\text{-gate},\text{OL}} = 3.225 \text{ eV}$ and $\Phi_{n\text{-gate},\text{UL}} = 3.9 \text{ eV}$ whereas we use $\Phi_{p\text{-gate},\text{OL}} = 6.225 \text{ eV}$ and $\Phi_{p\text{-gate},\text{UL}} = 5.75 \text{ eV}$. The overlap (OL) workfunction values are chosen to align the subband energies in such a way that conduction occurs at $V_{n\text{-gate}} = V_{DD}$ and $V_{p\text{-gate}} = 0$. Similarly, the underlap (UL) workfunctions are optimized such that the induced energy barrier only delays the diagonal leakage path without harming the ON current of the device. Unless otherwise stated, we set $V_{DD} = 0.25 \text{ V}$.

The transfer characteristics for the n- and p-gates are given in Fig. 2 (a). Comparison against the results obtained by the 1-D quantum-mechanical model based on the effective mass approximation [6] indicates an excellent match in the current levels and good match in the tunneling onset voltages (max. difference $\sim 20 \text{ mV}$). For the n-gate sweep, p-gate is kept at 0 V; similarly for the p-gate sweep, n-gate is kept at V_{DD} . The device exhibits few mV/dec switching slope for over eight decades of current for both n- and p-gate sweeps. Note that the QM results predict an abrupt switching once subband get aligned. This is due to two main reasons: i) band-tail states are not included [17], ii) the simulation is 1D, whereas 2D simulations show a finite point SS [7] that can be however be reduced using the hetero-gate structure [8].

By comparing the n- and p-sweep, we see that ON current, switching slope and the tunneling onset voltages are almost symmetric, signaling that n-type (pull-down) and p-type (pull-up) performances are comparable and the same device can be used for both purposes. The output characteristics for pull-up (source node charges from 0 to 0.25 V) and pull-down (drain node discharges from 0.25 V to 0) cases given in Fig. 2 (b) indicate a good overall match with the QM simulations as well as negligible superlinearity [18]. The




FIGURE 2. (a) Transfer characteristics of the InGaAs EHBTFT for (red) n-gate sweep with $V_{p\text{-gate}} = 0\text{ V}$ and (blue) p-gate sweep with $V_{n\text{-gate}} = 0.25\text{ V}$. The vertical dashed lines for QM results indicate the quasi-abrupt switching since 1-D QM model cannot predict lateral leakage [7]. (b) Pull-up (blue line and symbols) and pull-down (red line and symbols) output characteristics for the EHBTFT. For both plots, symbols indicate the results obtained by the quantum mechanical model described in [6] while lines are the results of TCAD simulations including the quantum corrections proposed in [15].

output resistance for the pull-up behavior exhibits slightly lower output resistance since the valence band profile in the region controlled by the p-gate is not fully pinned by the inversion charge. These said, it should be noted that the EHBTFT suffers from the partially unidirectional conduction that is shared by all TFETs, as evidenced in Fig. 2 (b). This, in certain cases, may result in excess charging of the circuit nodes [19] which cannot be discharged.




FIGURE 3. (a) Voltage transfer characteristic (VTC, blue line and symbols) and inverter gains (red line and symbols) of the EHBTFT inverter for a supply voltage $V_{DD} = 0.25\text{ V}$ using the workfunctions (WF) given in the manuscript (symbols) or using optimized WFs for pull-up and pull-down transistors (line). The WF values for this latter case are $\Phi_{n\text{-gate},OL} = 3.3\text{ eV}$, $\Phi_{p\text{-gate},OL} = 6.3\text{ eV}$ (pull down) and $\Phi_{n\text{-gate},OL} = 3.15\text{ eV}$, $\Phi_{p\text{-gate},OL} = 6.15\text{ eV}$ (pull up). The circuit schematic for the inverter using the EHBTFT is given in the inset. Plot (b): same as in Fig. 3(a), but for a MOSFET inverter. NMOS (PMOS) device width and length are $1\text{ }\mu\text{m}$ ($1.5\text{ }\mu\text{m}$) and 30 nm (30 nm) respectively. For the p- and n-TFETs the width is $1\text{ }\mu\text{m}$.

Fig. 3 (a) depicts the voltage transfer characteristic (VTC) of an inverter made up of the EHBTFT described above as both pull-up and pull-down devices, showing sufficient inverter gain and noise margins. We have verified in Fig. 3(a) that the inverter gain and the noise margins can be vastly improved by utilizing two different EHBTFT devices optimized for pull-up and pull-down behavior respectively. Fig. 3 (b) presents the VTC characteristics for an inverter using a 28nm CMOS technology. It indicates similar inverter gains when compared to the EHBTFT with the same pull-up/pull-down devices, whereas dramatically lower than the EHBTFT inverter using optimized workfunctions (dashed lines in Fig. 3(a)). For the remainder of the paper, we will present results for the case with same device used for both pull-up and pull-down.

The main idea behind the EHBTFT logic stems from the observation that the EHBTFT conducts only when $V_{n\text{-gate}} = V_{DD}$ and $V_{p\text{-gate}} = 0$. If we denote the input




FIGURE 4. Circuit schematic for (a) XOR (b) AND (c) LUT2 gates. (d) Transient simulation input and output waveforms of (black) XOR (purple) LUT2 programmed as $\bar{A}\bar{B}$ using $V_{DD} = 0.25$ V. The corresponding input signals for LUT2 implementing $\bar{A}\bar{B}$ are indicated in the table. The circuits have 30fF of capacitive loads at their output nodes. The results indicate extremely fast switching (~ 10 ps) even at low supply voltage.

signals at n-gate and p-gate as A and B, the condition for conduction is fulfilled only when $F = A\bar{B}$. This allows us to implement $A\bar{B}$ terms using one transistor showing n-type (conducts when the n-gate input is 1) and p-type (conducts when the p-gate input is 0) behavior. Fig. 4 (a & b) presents two-input XOR and AND gates implemented with the EHBTFET logic. This flexibility allows for a sizable reduction in the number of transistors for logic gates. For instance, the XOR gate requires 6 transistors in EHBTFET logic compared to 12 transistors in conventional static CMOS logic (including the inverters required to obtain the inverted input signals) and the AND gate requires 4 transistors vs 6 transistors. The XOR circuit operation is verified through transient simulations whose waveforms are given in Fig. 4 (d).




FIGURE 5. Worst case delays as a function of the supply voltage V_{DD} for (Top) fan-out-4 Inverter (Bottom) XOR circuits. The black (red) lines indicate EHBTFET logic (CMOS, 28nm FD-SOI) implementations. Both circuits have 30 fF of load capacitance.

Fig. 4 (c) shows the EHBTFET implementation of the LUT2, a building block for most FPGAs [20]. It allows for implementing any 2-input logic function by multiplexing the inputs A and B as well as '1' and '0' bits to the gates of the 8 transistors. The same number of transistors is needed also for conventional CMOS, but inverters are needed if \bar{A} and \bar{B} are required. In the EHBTFET case, instead, we can exploit the n- and p-gates to eliminate the inverters. As an example we show the implementation of the function $\bar{A}\bar{B}$ using the LUT2 circuit with corresponding input signals (see table in Fig. 4) and resulting transient simulations (Fig. 4(d)).

Fig. 5 compares the simulated worst case delays (τ) for varying supply voltages for the EHBTFET logic and 28nm




FIGURE 6. Dynamic (solid lines) and static (dotted lines) energy consumption per switching event. The black (red) lines indicate EHBTFET logic (CMOS, 28nm FD-SOI) implementations. Both circuits have 30 fF of load capacitance.

fully depleted silicon on insulator (FD-SOI) CMOS process. We note that we did not utilize the standard cell libraries, but rather designed standard CMOS implementations of the inverter and XOR gates. For fair comparison, we fixed the width of each CMOS transistor at 1 μm and varied the gate length for adjusting the driving strength of the transistors for the optimum and balanced rise and fall time behavior. We compare the worst case timings for fan-out-4 [21] inverter delays in Fig. 5(Left). As commonly done [22], [23], we simulate an inverter chain where the driving strength quadruples between each stage (see the inset in Fig. 5(Left)) and we report the worst case delay of the middle stage. It is seen that for both circuits, the EHBTFET outperforms the CMOS implementation for low supply voltages ($V_{DD} < 0.5$ V), where it is able to deliver higher drive current than the CMOS counterpart. Note that the supply voltage region where the EHBTFET implementation outperforms the CMOS counterpart is increased for the case of XOR, due to the reduced transistor count. As the supply voltage increases, CMOS performance improves dramatically thanks to the increasing ON current of the CMOS transistors.

Finally, in Fig. 6 we compare the energy per switching (EPS) metric of the two technologies. Specifically, we extract the current flowing in the pull-up transistor of the middle stage of the FO4 inverter chain and then assume an activity factor $\alpha = 0.01$ [2]. The total energy is calculated as the sum of static and dynamic energy consumption, using the following formula:

$$E_{TOT} = \alpha \underbrace{\int_T I_D(t) V_{DD} dt}_{\text{dynamic}} + \underbrace{\int_T I_{stat} V_{DD} dt}_{\text{static}} \quad (1)$$

where we use $T = 10\tau$ for each case, τ being the propagation delay at the given V_{DD} shown in Fig. 5. I_{stat} is taken as the

average of the output-high and output-low static leakage current values. It is seen that the dynamic energy consumption for the EHBTFET is higher than its CMOS counterpart, due to larger gate capacitance of the EHBTFET. However, we see that EHBTFET is able to provide significant improvements for the static power consumption, mainly due to shorter switching times. In the CMOS case, the longer switching time at low V_{DD} drastically increases the static energy even if the OFF current slightly decreases as V_{DD} is scaled. In the EHBTFET, instead, the lower OFF current as V_{DD} is scaled results in slightly decreasing static energy consumption.

IV. CONCLUSION

We have proposed and validated a new low supply voltage circuit design topology using the EHBTFET architecture by fully exploiting the inherent symmetry and high trans-conductance resulting from the steep switching slope. Through mixed-mode simulations with quantum mechanical corrections, we have shown that the EHBTFET logic is able to implement any complex logic function using a same size, identical pull-up and pull-down transistors and with a reduced number of transistors compared to the conventional static CMOS logic. To assess the effective area saving of this logic compared to conventional CMOS, a suitable fabrication process with associated layout rules should be devised. In addition, an extensive analysis of the scalability of EHBTFET is needed, to assess if one can significantly reduce the gate length compared to what is used here. However, beside that, our results indicate that the EHBTFET logic is a promising alternative to the current MOSFET technology especially for low supply voltage and low switching activity scenarios. Co-integration with CMOS can be foreseen, although suitable level shifters may be needed to interface the low- V_{DD} EHBTFET logic with the higher V_{DD} CMOS sections of the system.

REFERENCES

- [1] D. Sarkar *et al.*, “A subthermionic tunnel field-effect transistor with an atomically thin channel,” *Nature*, vol. 526, no. 7571, pp. 91–95, 2015. [Online]. Available: <http://www.nature.com/doifinder/10.1038/nature15387>
- [2] A. M. Ionescu and H. Riel, “Tunnel field-effect transistors as energy-efficient electronic switches,” *Nature*, vol. 479, no. 7373, pp. 329–337, Nov. 2011. [Online]. Available: <http://www.ncbi.nlm.nih.gov/pubmed/22094693>
- [3] S. H. Kim, H. Kam, C. Hu, and T.-J. K. Liu, “Germanium-source tunnel field effect transistors with record high I_{ON}/I_{OFF} ,” in *Proc. Symp. VLSI Technol.*, 2009, pp. 178–179.
- [4] W. G. Vandenberghe, A. S. Verhulst, G. Groeseneken, B. Soree, and W. Magnus, “Analytical model for point and line tunneling in a tunnel field-effect transistor,” in *Proc. Int. Conf. Simulat. Semicond. Process. Devices*, Hakone, Japan, Sep. 2008, pp. 137–140.
- [5] L. Lattanzio, N. Dagtekin, L. De Michielis, and A. M. Ionescu, “On the static and dynamic behavior of the germanium electron-hole bilayer tunnel FET,” *IEEE Trans. Electron Devices*, vol. 59, no. 11, pp. 2932–2938, Nov. 2012. [Online]. Available: <http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=6287572>
- [6] C. Alper *et al.*, “Quantum mechanical study of the germanium electron-hole bilayer tunnel FET,” *IEEE Trans. Electron Devices*, vol. 60, no. 9, pp. 2754–2760, Sep. 2013. [Online]. Available: <http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6575145>

- [7] C. Alper, P. Palestri, L. Lattanzio, J. L. Padilla, and A. M. Ionescu, "Two dimensional quantum mechanical simulation of low dimensional tunneling devices," *Solid State Electron.*, vol. 113, no. 1, pp. 167–172, Nov. 2015, doi: [10.1016/j.sse.2015.05.030](https://doi.org/10.1016/j.sse.2015.05.030).
- [8] J. L. Padilla, C. Alper, F. Gámiz, and A. M. Ionescu, "Assessment of field-induced quantum confinement in heterogate germanium electron-hole bilayer tunnel field-effect transistor," *Appl. Phys. Lett.*, vol. 105, no. 8, Aug. 2014, Art. no. 082108. [Online]. Available: <http://scitation.aip.org/content/aip/journal/apl/105/8/10.1063/1.4894088>
- [9] J. Wan, C. Le Royer, A. Zaslavsky, and S. Cristoloveanu, "Tunneling FETs on SOI: Suppression of ambipolar leakage, low-frequency noise behavior, and modeling," *Solid State Electron.*, vols. 65–66, pp. 226–233, Nov./Dec. 2011. [Online]. Available: <http://linkinghub.elsevier.com/retrieve/pii/S0038110111002218>
- [10] S. Richter *et al.*, "Improved tunnel-FET inverter performance with SiGe/Si heterostructure nanowire TFETs by reduction of ambipolarity," *Solid State Electron.*, vol. 108, pp. 97–103, Jun. 2015. [Online]. Available: <http://linkinghub.elsevier.com/retrieve/pii/S0038110115000635>
- [11] C. Alper, J. L. Padilla, P. Palestri, and A. M. Ionescu, "Impact of device geometry of the fin electron–hole bilayer tunnel FET," in *Proc. 46th Eur. Solid State Device Res. Conf. (ESSDERC)*, Lausanne, Switzerland, Sep. 2016, pp. 307–310. [Online]. Available: <http://ieeexplore.ieee.org/document/7599647/>
- [12] H. Schmid *et al.*, "Template-assisted selective epitaxy of III–V nanoscale devices for co-planar heterogeneous integration with Si," *Appl. Phys. Lett.*, vol. 106, no. 23, 2015, Art. no. 233101. [Online]. Available: <http://scitation.aip.org/content/aip/journal/apl/106/23/10.1063/1.4921962>
- [13] M. Heyns *et al.*, "Tunnel transistor, logical gate comprising the transistor, static random-access memory using the logical gate and method for making such a tunnel transistor," U.S. Patent 2013/0064005 A1, Mar. 2013.
- [14] *Sentaurus Device User Guide, Version 2014.09*, Synopsys Inc., Mountain View, CA, USA, 2014.
- [15] S. Sant and A. Schenk, "Methods to enhance the performance of InGaAs/InP heterojunction tunnel FETs," *IEEE Trans. Electron Devices*, vol. 63, no. 5, pp. 2169–2175, May 2016. [Online]. Available: <http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=7312470>
- [16] C. Alper *et al.*, "Modeling the imaginary branch in III–V tunneling devices: Effective mass vs $k \cdot p$," in *Proc. Int. Conf. Simulat. Semicond. Process. Devices (SISPAD)*, Washington, DC, USA, Sep. 2015, pp. 273–276. [Online]. Available: <http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=7292312>
- [17] S. Agarwal, J. T. Teherani, J. L. Hoyt, D. A. Antoniadis, and E. Yablonovitch, "Engineering the electron–hole bilayer tunneling field-effect transistor," *IEEE Trans. Electron Devices*, vol. 61, no. 5, pp. 1599–1606, May 2014.
- [18] L. De Michielis, L. Lattanzio, and A. M. Ionescu, "Understanding the superlinear onset of tunnel-FET output characteristic," *IEEE Electron Device Lett.*, vol. 33, no. 11, pp. 1523–1525, Nov. 2012.
- [19] L. Zhang, J. He, and M. Chan, "A compact model for double-gate tunnel field-effect-transistors and its implications on circuit behaviors," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, Dec. 2012, pp. 6.8.1–6.8.4.
- [20] *FPGA Architecture White Paper*, Altera, San Jose, CA, USA, 2009, accessed: Mar. 13, 2017. [Online]. Available: https://www.altera.com/en_US/pdfs/literature/wp/wp-01003.pdf
- [21] D. Harris, R. Ho, G.-Y. Wei, and M. Horowitz. (2003). *The Fanout-of-4 Inverter Delay Metric*. [Online]. Available: http://www-vlsi.stanford.edu/papers/dh_vlsi_97.pdf
- [22] U. E. Avci, D. H. Morris, and I. A. Young, "Tunnel field-effect transistors: Prospects and challenges," *IEEE J. Electron Devices Soc.*, vol. 3, no. 3, pp. 88–95, May 2015. [Online]. Available: <http://ieeexplore.ieee.org/lpdocs/epic03/wrapper.htm?arnumber=7006647>
- [23] S. Strangio *et al.*, "Assessment of InAs/AlGaSb tunnel-FET virtual technology platform for low-power digital circuits," *IEEE Trans. Electron Devices*, vol. 63, no. 7, pp. 2749–2756, Jul. 2016. [Online]. Available: <http://ieeexplore.ieee.org/document/7476848/>

CEM ALPER received the Ph.D. degree from the École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland, in 2017, where he is currently a Post-Doctoral Fellow with Nanoelectronic Devices Laboratory.

JOSE LUIS PADILLA received the Master of Advanced Studies degree in theoretical physics and the Ph.D. degree (with Valedictorian Award Diploma) in electronics from the University of Granada, Spain, in 2012. From 2013 to 2015, he was Post-Doctoral Researcher with the Nanoelectronic Devices Laboratory, École Polytechnique Fédérale de Lausanne, Switzerland. He is currently a fellow of the Marie Curie Programme with the University of Granada.

PIERPAOLO PALESTRI (M'05–SM'13) received the Laurea degree in electronic engineering from the University of Bologna, Bologna, Italy, in 1998, and the Ph.D. degree in electronic engineering from the University of Udine, Udine, Italy, in 2003.

In 2000 and 2001, he was a Post-Doctoral position with Nokia Bell Laboratories, Murray Hill, NJ, USA. He is currently an Associate Professor with the University of Udine.

ADRIAN M. IONESCU (F'16) received the Ph.D. degree from the National Polytechnic Institute of Grenoble, Grenoble, France, in 1997. He is a Full Professor and the Director of the Nanoelectronic Devices Laboratory, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland.