Received 6 February 2017; revised 12 April 2017 and 21 April 2017; accepted 16 May 2017. Date of publication 15 May 2017; date of current version 21 June 2017. The review of this paper was arranged by Editor A. Nathan.

Digital Object Identifier 10.1109/JEDS.2017.2706199

Effect of Charge Retention of Non-Volatile Memory TFTs Under Multiple Read Cycles

SUNIL SANJEEVI, QING LI, CZANG-HO LEE, WILLIAM S. WONG (Member, IEEE), AND MANOJ SACHDEV (Fellow, IEEE)

Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON N2L 3G1, Canada CORRESPONDING AUTHOR: S. Sanjeevi (e-mail: s3sanjeevi@uwaterloo.ca) This work was supported in part by the Natural Sciences and Engineering Research Council Strategic Projects under Grant STPGP-478974-2015 and in part by the Sidense Corporation.

ABSTRACT A hydrogenated amorphous silicon thin-film transistor with an engineered charge-trapping interface between the gate dielectric and the channel layer is fabricated to realize non-volatile memory. The memory devices possessed a large memory window and good endurance with an estimated 5-year lifetime. The charge retention lifetime under persistent read bias conditions was found to be ~50% less compared to floating conditions. Measured results indicate the importance of continuous read cycles for estimating the device lifetime and the need for a larger memory window to extend memory operation lifetime.

INDEX TERMS Hydrogenated amorphous silicon (a-Si:H), thin-film transistor (TFT), non-volatile memory, charge trapping.

I. INTRODUCTION

Hydrogenated amorphous silicon (a-Si:H) thin-film transistors (TFTs) are the basic elements for large-area electronic systems [1]. Having a non-volatile memory embedded into the a-Si:H TFT can enhance the functionality of applications such as flat-panel displays and image sensor arrays. Memory devices, exploiting the charge-trapping characteristics of thin-film interfaces can be used to create non-volatile memory that is easily integrated with existing fabrication processes [2], [3].

There have been reported charge-trapping non-volatile memory devices using a-Si:H TFT technology [4], [6], [7]. Kuo and Nominanda [4] have presented a floating-gate a-Si:H TFT using an etch-stop process with a thin a-Si:H layer (7 nm) as the charge-trapping medium. Trapped charge within the medium results in a threshold voltage change (ΔV_t) in the TFT that results in a programmed/written memory state. The ΔV_t may also be negative when electrons are released from the charge-trapping medium. This process creates the erased state. The difference between the threshold voltage (V_t) after programming and V_t after erasing is the memory window (M_W) of the device. In their implementation, charge retention (CR) characteristics under floating conditions were achieved for over 3,600 seconds [4]. However, the floating-gate memory TFT often suffers from the impact of drain-gate overlap capacitance (C_{ov}) . The influence of C_{ov} leads to a ΔV_t dependence on the drain voltage (V_{ds}) . This effect has greater impact on emissive displays where the brightness of the pixel depends on the drain current (I_{ds}) [5]. This C_{ov} effect was explained by Huang *et al.* [6] where an engineered defect layer was introduced between the amorphous silicon nitride $(a-SiN_x)$ gate dielectric and the a-Si:H channel layer. They reported the memory behavior of the TFT with a CR of over 10 years under floating conditions. Choi et al. [7] also demonstrated a hydrogenated-amorphoussilicon germanium (a-SiGe:H) non-volatile memory TFT using a trilayer oxide stack $(OO_X O_N)$ charge-trap layer. They showed that with a 20% Ge content, 58% of the initial trapped charge remained even after 10 years compared to a device without Ge.

The previous research characterized the CR of the memory TFT based on floating conditions with an estimated lifetime of ~10 years. However, in many applications such as flatpanel displays, when memory is integrated as a driver in a pixel circuit as proposed in [8], to reduce excess refresh cycles, the memory device is read periodically to display certain information. The driving scheme utilized to read can influence the stability of the memory device, and thereby



FIGURE 1. (a) Schematic cross section of charge-trapping TFT (not drawn to scale) and (b) Optical microscope image of the fabricated bottom gate charge-trapping TFT.

affect the CR and lifetime of the pixel under practical conditions compared to floating conditions. Hence, persistent read bias (PRB) is essential to determine the realistic lifetime of a memory device.

a-Si:H TFT structures with an engineered charge-trapping layer inserted into the a-SiN_x gate dielectric similar to [6] were fabricated to examine the effect of read-write cycles on the memory lifetimes. CR of memory devices was tested under floating conditions followed by PRB conditions. The PRB lifetime is experimentally derived to demonstrate the effectiveness of the drive scheme on memory lifetime and reliability. We show that the operational lifetime of chargetrapping memory TFTs strongly depends on the operation of the device under PRB conditions compared to floating conditions.

II. DEVICE FABRICATION

Bottom-gated a-Si:H memory TFTs (Fig. 1) with a chargetrapping layer were fabricated based on a standard backchannel etched (BCE) process. A previous report [6] used an etch-stop structure with a thin 100 nm control a-SiN_x. In our approach, the TFT was a BCE structure, employing a 200 nm thick a-SiN_x gate dielectric. The TFT process started with sputtering of a 80 nm Cr to pattern the bottom-gate metal. Next, a 200 nm a-SiN_x gate dielectric was deposited and followed by deposition of a thin 10 nm a-Si:H layer using 13.56 MHz plasma-enhanced chemical vapor deposition at 260°C. The thin a-Si:H layer was then completely dry-etched to create a defective interface on top of the gate dielectric surface. A trilayer of 20 nm a-SiN_x tunnel gate dielectric, 200 nm a-Si:H channel, and 40 nm n⁺ a-Si:H ohmic contact layers was deposited consecutively at 260°C. After patterning the TFT active area by dry etching, 200 nm Al/Cr bilayer source/drain (S/D) metals were sputtered and patterned. The n⁺ a-Si:H was then dry etched using the S/D metal as a mask to define the effective channel region followed by a gate contact opening. Here, 20-30 nm a-Si:H was intentionally over-etched to confirm complete n⁺ a-Si:H etching. The TFTs were finally annealed in vaccum at 180°C for 2 hours before the measurements.

III. MEASUREMENT RESULTS AND DISCUSSION

Fig. 2 shows the transfer (I_{ds} vs. V_{gs}) characteristics of the memory and reference TFTs. Both the TFTs are programmed



FIGURE 2. Transfer characteristics of the memory and reference TFTs showing fresh, programmed and erased state. The program voltage = +30 V and erase voltage= -30 V for 10 s.

and erased, with the S/D nodes grounded, by applying a gate voltage (V_G) of +30 V and -30 V for 10 seconds, respectively. In the memory TFT, a + 30 V bias was applied to the gate, to create a positive V_t shift. A -30 V bias was applied to negatively shift V_t resulting in a M_W of 3 V (Fig. 2). The reference TFT shows a ΔV_t of 0.7 V upon programming due to the electrical instability of a-Si:H TFT under constant gate bias [9]. However, on erasing, the V_t stays constant, negating the memory behavior. This behavior demonstrates the memory operation due to trapping and de-trapping within the engineered defect layer in the memory TFT. The memory device shows good electrical properties with an Ion/Ioff ratio of 10⁸ and a sub-threshold swing (SS) of 500 mV/dec. The SS after programming as well as after erasing was found to be 700 mV/decade. This observation may be either due to the contribution of defect creation at the a-Si:H/a-SiN_x channel interface during the programming (erasing) condition as well as the charge-trapping (detrapping) into (from) the medium. However, since the SS did not change for both the conditions, we assume the dominant mechanism to be charge-trapping rather than defect creation in the memory devices.

The memory behavior due to programming and erasing started to show for $V_G > +/- 20$ V and the M_W increased with increasing V_G . This change allows the device to be able to be programmed (positive gate bias) and erased (negative gate bias) at relatively low voltages. At higher voltages of +/- 50 V, a large M_W of 8.6 V was observed and chosen as the default V_G for programming and erasing. In addition, the M_W for various bias times under the programming and erasing voltages of +/- 50 V was also analyzed to find the influence of time on the M_W as shown in Fig. 3. The M_W was observed to increase between 1 sec and 15 sec. The V_t shift after 15 sec began to saturate, suggesting the complete filling of traps within the defect medium.

The room-temperature CR characteristics of the memory TFT are shown in Fig. 4. While the device was kept floating, V_t was measured periodically for ~60 days. The initial M_W



FIGURE 3. The time dependent ΔV_t for programming and erasing voltage at +50 V and -50 V, respectively. The M_W varied between 3 and 8.7 V.

after programming and erasing was 8.6 V and started to decrease with time due to the charge loss from the release of trapped charge. Memory lifetimes were determined through extrapolation [10] of the M_W and was calculated to be 4 V after 10 years with a charge loss rate of ~54%.

The impact of PRB conditions on the memory device was subsequently analyzed by reading one bit of information, represented by state '0' and state '1'. The overall lifetime of the non-volatile memory device was calculated based on the driving scheme used in display applications [5]. A voltage less than the V_t after programming represented the state '0' and a voltage greater than V_t after erasing was state '1'. The measurements were carried out with the gate input signal (Fig. 4) produced using a Tektronix AFG3052C function generator. The maximum (ON) and minimum (OFF) amplitude of the signal was +5 V and 0 V, respectively. The period of the signal was set to 16 ms to simulate a 60 Hz refresh rate in a display. Considering a 64×64 pixel array, the programming phase was 'ON' for 250 µs and 'OFF' during the remainder of the period for the driving phase. The TFT was connected using a probe station to the measuring equipment and the entire test was carried out in the dark. The I_{ds} was converted to a voltage signal using a two-stage operational amplifier configuration. At first, the TFT was programmed at +50 V for 15 sec resulting in a $\Delta V_t = 6.6$ V. The state '0' was read in saturation mode for 24 hours by applying a gate to source voltage (V_{gs}) of +5 V and a V_{ds} of +5 V. The TFT was erased by applying -50 V for 15 sec and state '1' was read in the same way for 24 hours.

The CR characteristics of the memory TFT under PRB conditions are also shown in Fig. 4. The results show that the V_t when reading state '1' increased more compared to the measurements under floating conditions (Fig. 4). On reading state '1', the gate is biased for every 16 ms at a voltage greater than the V_t of the device (inset of Fig. 4), due to erasing. It leads to the bias dependence instability issues of a-Si:H TFT [9], [11] thereby causing an increase in V_t . This eventually leads to a decrease in the M_W . Extrapolating



FIGURE 4. Charge retention characteristics of the memory device on the glass substrate at room temperature (27°C) measured during floating conditions and PRB conditions. The dotted lines are extrapolated from measured data points. The inset shows the timing waveform of the gate input signal followed for reading state '1' and state '0'. P represents the programming phase which is '0N' for 250 μ s and D represents the driving phase which is '0FF' for the remaining period (16 ms). The memory is lost when $V_t = V_{gs}$ (at Point A).

TABLE 1. Summary of results.

Reference	Dielectric	Applied electric field (V/m)	Stress time	Initial M_W	CR	
	thickness (nm)	P: Program, E: Erase		(V)	Floating	PRB
Present Work	220	P: 22.7×10 ⁷ & E: -22.7×10 ⁷	15 s	8.6	~ 10 years	\sim 5 years
[4]	~300	P: 3.3×10 ⁷ & E: -3.3×10 ⁷	1 s	0.7	~3600 sec	-
[6]	110	P: 31.8×10 ⁷ & E: -25.9×10 ⁷	10 ms	2.5	~ 10 years	-
[7]	37.5	P: -18.6×10 ⁷ & E: 40×10 ⁷	1 ms	6.75	$\sim \! 10$ years	-

shows that V_t crosses +5 V in about 5 years (Point A). Beyond this point, the stored memory is lost as the V_t becomes comparable to the V_{gs} . This results in almost 50% decrease in lifetime from measurements taken under floating conditions. The results demonstrate the negative impact of continuous read cycles on the device lifetime. The impact could be more severe with a device having a narrow initial M_W and the device lifetime is subjected to change with respect to the applied reading voltage. Table 1 provides a summary of our measurement results along with the recently published papers [4], [6], [7].

The M_W of a device is a function of various parameters such as dielectric thickness, applied electric field, and stress time. As apparent from the table, there is a wide ranging spread amongst these parameters reported by different groups. However, for a given dielectric thickness, the M_W is proportional to the applied electric field and stress time. For example, in [6], the stress time is in msec, but the thick dielectric induces small initial M_W despite high applied electric field. Similarly, [4] has stress time in seconds, but the thick dielectric and low applied electric field lead to very small initial M_W . The researchers in [7] achieved excellent



FIGURE 5. Endurance behavior of the memory TFT. The TFT was programmed and erased by applying $V_G =+50$ V and $V_G =-50$ V for 15 s, respectively.

initial M_W with msec stress time under very thin dielectric and high electric field.

Additionally, as illustrated in Fig. 3, we could achieve an initial M_W of 3 V for the stress time of 1 second. Moreover, we believe that the stress time can further be optimized given application requirements. However, in our study we highlighted that high initial M_W is important for a memory device operating under realistic reading circumstances. For example, the lifetime of a memory device changes significantly from floating to PRB conditions.

Figure 5 shows the endurance characteristics of the memory TFT where the device was programmed and erased continuously for 50 cycles. Both the V_t for programming and erasing cycles was observed to increase while the memory window slightly decreased. This observation may result from residual charges that are trapped in the deep states of the control a-SiN_x. The erase voltage applied might not be sufficient to remove the residual charges that result in the small increase in V_t [12]. However, the M_W after 50 cycles was reduced by only 0.7 V without affecting the reading voltage. This result implies that the memory device is reliable for multi-time programmable applications.

IV. CONCLUSION

In this work, a non-volatile memory TFT was fabricated using a standard process to introduce an engineered defect layer in the TFT structure. The memory device exhibited a good M_W , CR, and endurance. The impact of continuous read cycles has been demonstrated and it was shown that the overall lifetime of a charge-trapping memory device strongly depends on the PRB conditions. The results also suggest that a larger M_W results in longer device lifetime under PRB conditions. The lifetime of the memory devices is estimated to be ~10 years under floating conditions and ~5 years under realistic PRB conditions.

ACKNOWLEDGMENT

This work was performed using the facilities in the Giga-to-Nanoelectronics Centre (G2N) at the University of Waterloo.

REFERENCES

- R. A. Street, "Thin-film transistors," *Adv. Mater.*, vol. 21, no. 20, pp. 2007–2022, May 2009, doi: 10.1002/adma.200803211.
- [2] C. Zhao, C. Z. Zhao, S. Taylor, and P. R. Chalker, "Review on non-volatile memory with high-k dielectrics: Flash for generation beyond 32 nm," *Materials*, vol. 7, no. 7, pp. 5117–5145, Jul. 2014, doi: 10.3390/ma7075117.
- [3] J. Brewer and M. Gill, "Nonvolatile memory technologies with emphasis on flash: A comprehensive guide to understanding and using NVSM devices," *IEEE Press Microelectron. Syst.*, vol. 8, Jan. 2008.
- [4] Y. Kuo and H. Nominanda, "Nonvolatile hydrogenated-amorphoussilicon thin-film-transistor memory devices," *Appl. Phys. Lett.*, vol. 89, no. 17, pp. 1–3, Oct. 2006.
- [5] A. Nathan, G. R. Chaji, and S. J. Ashtiani, "Driving schemes for a-Si and LTPS AMOLED displays," *J. Display Technol.*, vol. 1, no. 2, pp. 267–277, Dec. 2005.
- [6] Y. Huang, S. Wagner, and J. C. Sturm, "Nonvolatile amorphous-silicon thin-film-transistor memory structure for drain-voltage independent saturation current," *IEEE Trans. Electron Devices*, vol. 58, no. 9, pp. 2924–2927, Sep. 2011.
- [7] W. Choi *et al.*, "Improvement of memory window and retention with low trap density in hydrogenated-amorphous-silicon-germanium nonvolatile memory," *Semicond. Sci. Technol.*, vol. 28, no. 3, pp. 1–5, Mar. 2013, doi: 10.1088/0268-1242/28/3/035014.
- [8] Y. Huang, B. Hekmatshoar, S. Wagner, and J. C. Sturm, "High retention-time nonvolatile amorphous silicon TFT memory for static active matrix OLED display without pixel refresh, in *Proc. Device Res. Conf.*, South Bend, IN, USA, Jun. 2010, pp. 179–180.
- [9] M. J. Powell, C. V. Berkel, I. D. French, and D. H. Nicholls, "Bias dependence of instability mechanisms in amorphous silicon thin-film transistors," *Appl. Phys. Lett.*, vol. 51, no. 16, pp. 1242–1244, 1987, doi: 10.1063/1.98692.
- [10] B. D. Salvo *et al.*, "Experimental and theoretical investigation of nonvolatile memory data-retention," *IEEE Trans. Electron Devices*, vol. 46, no. 7, pp. 1518–1524, Jul. 1999.
- [11] M. J. Powell, "Charge trapping instabilities in amorphous siliconsilicon nitride thin-film transistors," *Appl. Phys. Lett.*, vol. 43, no. 6, pp. 597–599, Sep. 1983, doi: 10.1063/1.94399.
- [12] F. R. Libsch and J. Kanicki, "Bias-stress-induced stretched-exponential time dependence of charge injection and trapping in amorphous thinfilm transistors," *Appl. Phys. Lett.*, vol. 62, no. 11, pp. 1286–1288, 1993, doi: 10.1063/1.108709.



SUNIL SANJEEVI received the B.Tech. degree in electronics and communication engineering from Pondicherry University, India, in 2013. He is currently pursuing the M.A.Sc. degree with the Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada. His research interests include the design and characterization of non-volatile memory circuits and devices in TFT technology.



QING LI received the B.A.Sc. and M.A.Sc. degrees in electrical engineering from the University of Waterloo, Waterloo, Canada, in 2010 and 2012, respectively, where he is currently pursuing the Ph.D. degree in electrical engineering. From 2012 to 2015, he was a Layout Engineer with AMD Inc., Canada. His current research interests include AMOLED displays, including the reliability of pixel circuits and the design of on-panel circuits.



CZANG-HO LEE is a Research Process Specialist with the Department of Electrical and Computer Engineering, University of Waterloo, Waterloo, ON, Canada. His research interests include 2-D material and thin film devices for display and photovoltaics applications, including mechanically flexible electronic devices and laser transfer technique. He has authored/co-authored about 100 articles including 11 issued U.S. patents. Dr. Lee was a recipient of the Graduate Student Award at the MRS Spring Meeting in 2006.



MANOJ SACHDEV (M'87–SM'97–F'12) is a Professor with the Electrical and Computer Engineering Department, University of Waterloo, Waterloo, ON, Canada. He has contributed to five books, two book chapters, and has co-authored 200 technical articles in conferences and journals. He holds over 30 granted and several pending U.S. patents on various aspects of very large scale integration circuit. He, his students, and his colleagues have received several best paper awards. Dr. Sachdev is a fellow of the Canadian Academy of Engineering.



WILLIAM S. WONG received the Ph.D. degree in materials science and mineral engineering from the University of California at Berkeley in 1999. He is a Professor with the Department of Electrical and Computer Engineering and the Director of the Giga-to-Nanoelectronics Center, University of Waterloo. From 2000 to 2010, he was a Senior Member of the research staff with the Palo Alto Research Center. His research interests include electronic and optoelectronic thin-film and nanowire devices for large-area electronics. He is

a member of the Materials Research Society, and is on the Editorial Board of the IEEE ELECTRON DEVICE LETTERS.