Received 24 February 2016; accepted 29 February 2016. Date of publication 3 March 2016; date of current version 22 April 2016. The review of this paper was arranged by Editor C. C. McAndrew.

Digital Object Identifier 10.1109/JEDS.2016.2537828

# Simulation Study of an Insulated Gate Bipolar Transistor With Pinched-Off N-Type Pillar

# MENGXUAN JIANG, ZHENG JOHN SHEN (Fellow, IEEE), JUN WANG, (Student Member, IEEE), ZHIKANG SHUAI, (Member, IEEE), AND XIN YIN

College of Electrical and Information Engineering, Hunan University, Changsha 410082, China CORRESPONDING AUTHOR: M. JIANG (e-mail: mengxuanjiang@qq.com)

This work was supported in part by the National High Technology Research and Development Program of China under Grant 2014AA052601, and in part by the National Natural Science Foundation of China under Grant 51277060.

**ABSTRACT** This paper proposes a novel field-stop insulated gate bipolar transistor with an N-type pillar (NP-IGBT) formed on the silicon backside, which acts as a field-stop layer to pinch off electric field in the n-drift region under forward-blocking mode. TCAD simulation indicates that the proposed IGBT offers an avalanche energy 32% and reverse-biased safe operating area 20% higher than a conventional field-stop IGBT. Therefore, the proposed IGBT provides more reliable electrical performance for high-power converters.

**INDEX TERMS** Avalanche energy, breakdown voltage, forward voltage drop, IGBT, reliability.

## I. INTRODUCTION

The Insulated Gate Bipolar Transistor (IGBT) integrates the advantages of Bipolar Junction Transistor (BJT) Semiconductor and Metal Oxide Field Effect Transistor (MOSFET), which is widely used in electric traction, smart grid, and other power electronic systems. However, the reliability of IGBT has not been of much consideration in electrical performance. An n-type layer under the p-base of IGBT was used as the hole barrier to enhance conductivity modulation effect [1], [2], but the n-type layer degrades the breakdown voltage and reliability of the IGBT. Nakagawa [3] predicted the theoretical limit of silicon IGBT, and proposed a fine trench structure to verify this concept. Sumitomo et al. [4] again experimentally validated the concept with a vase-shaped trench structure, which also degrades the reliability of the IGBT with a challenging fabrication process. Some new IGBT structures were also proposed recently [5]-[7] with various electrical performance, but their reliability has not been further studied [8]-[11].

In this letter, the authors propose a novel field-stop IGBT structure with an n-type pillar formed on the collector side, which acts as a field-stop layer to stop the electric field in the n-drift region under forward-blocking mode, preferably using a backside trench fabrication process [12]–[15].

This device concept offers larger SOA and higher avalanche energy when compared with a conventional FS-IGBT with a similar breakdown voltage, forward voltage drop, and threshold voltage.

## **II. DEVICE CONCEPT**

Fig. 1 depicts the proposed IGBT and conventional FS-IGBT structures. The only difference between the two is that the FS layer of the conventional FS-IGBT no longer exists in the proposed IGBT, but rather an n-type pillar is formed on the silicon backside. The built-in potential between the n-pillar/n-drift junction depletes adjacent n-drift region, and its depletion region merges together to pinch-off the electric field under forward-blocking mode. Therefore, this new forward-blocking mechanism is different from the FS layer in an FS-IGBT, which may induce avalanche breakdown at the n-drift/FS-layer junction [16], [17]. Under forwardconduction mode, the major hole current flows through the p+collector/n-drift junction because the n-type pillar is so thick that it suppresses the hole injection efficiency. Under dynamic mode, the thick n-type pillar extracts electrons from the n-drift region, which accelerates dynamic turn-on and turn-off process. Furthermore, the novel forward-blocking mechanism can lead to better heat conduction. This is attributable to the lower doping concentration in the n-drift



FIGURE 1. (a) Proposed IGBT and (b) conventional FS-IGBT structures. The cutlines AA' and BB' indicate electric field distribution, the cutlines CC', DD', and EE' indicate excess hole distribution.

region between adjacent n-type pillars, which can cause lower thermal resistance when compared with an FS layer, as will be discussed in Section III. Therefore, the proposed IGBT exhibits a superior reliability.

## **III. SIMULATION AND DISCUSSION**

The proposed IGBT concept is verified though cell simulations by TCAD tools. The simulation is based on silicon because it has reliable physical model, which includes parallel electric field dependence mobility model, concentration- and temperature-dependent mobility model, concentration-dependent recombination model, bandgap narrowing, impact ionization, and lattice self-heating model. The device parameters of the proposed IGBT and conventional FS-IGBT are summarized in Tab. 1 based on the 1200 V IGBT design in [3]–[5].

#### TABLE 1. Major parameters.

Parameters	NP-IGBT	FS-IGBT
Room Temperature (℃)	25	25
Cell Pitch (µm)	4	4
Wafer Thickness (µm)	120	120
Gate Oxide Thickness (nm)	50	50
Channel Length (µm)	2	2
Trench Depth (µm)	6	6
Trench Width (µm)	1	1
N-type Pillar Depth (µm)	10	-
N-type Pillar Width (µm)	0.4	-
N-drift Doping (cm <sup>-3</sup> )	$5 \times 10^{13}$	$5 \times 10^{13}$
FS Doping (cm <sup>-3</sup> )	-	$2 \times 10^{16}$
P+ Doing (cm <sup>-3</sup> )	$5 \times 10^{17}$	$5 \times 10^{17}$
Lifetime ( $\tau_n=3\tau_p, \mu s$ )	1.2	1.2

### A. FORWARD-BLOCKING CHARACTERISTICS

As a verified study, the concentration of the n-type pillar is set to be  $1 \times 10^{16}$ ,  $1 \times 10^{17}$ , and  $1 \times 10^{19}$  cm<sup>-3</sup> for comparison. Fig. 2 shows the avalanche I-V characteristics. The breakdown voltage of the proposed IGBT is 1179 V, 1268 V, and 1273 V for an n-type pillar concentration of  $1 \times 10^{16}$ ,  $1 \times 10^{17}$ , and  $1 \times 10^{19}$  cm<sup>-3</sup> at 1 mA/cm<sup>2</sup>, respectively. In comparison, the conventional FS-IGBT exhibits



FIGURE 2. Avalanche I-V characteristics of the proposed IGBT with various n-type pillar concentration. The conventional FS-IGBT with the same cell dimensions is also included for comparison.



**FIGURE 3.** Electric field distribution along the vertical direction between the p-base, the n-drift region and/or the FS layer under breakdown conditions. The cutline AA' is shown for the proposed IGBT at the n-type pillar concentration of  $1 \times 10^{17}$  cm<sup>-3</sup>, the cutline BB' is shown for the FS-IGBT, as marked in Fig. 1.

a breakdown voltage of 1268 V. It can be seen that the breakdown voltage of the proposed NP-IGBT is similar to that of the FS-IGBT, which increases with increasing n-type pillar concentration as a result of the enhanced built-in potential between n-pillar/n-drift junction. Fig. 3 shows the electric field distribution along the vertical direction between the p-base, the n-drift region, and the FS layer under breakdown conditions. It can be observed that the electric field in the n-drift region is pinched-off by the adjacent n-type pillars.

## **B. FORWARD-CONDUCTION CHARACTERISTICS**

Fig. 4 illustrates the forward I-V characteristics. At a current density of 150 A/cm<sup>2</sup>, the forward saturation voltage is 1.49 V, 1.54 V, and 1.75 V for an n-type pillar concentration of  $1 \times 10^{16}$ ,  $1 \times 10^{17}$ , and  $1 \times 10^{19}$  cm<sup>-3</sup>, respectively. The forward saturation voltage is 1.51 V for the conventional FS-IGBT. It can be seen that the proposed IGBT's forward saturation voltage decreases with increasing n-type pillar concentration, as a result of the enhanced built-in potential that suppresses the hole injection efficiency. It is worth noting that the current exhibits a linear distribution for the n-type pillar concentration of  $1 \times 10^{19}$  cm<sup>-3</sup>. The conductive



FIGURE 4. Forward I-V characteristics of the proposed IGBT with various n-type pillar concentration. The conventional FS-IGBT with the same cell dimensions is also included for comparison.



**FIGURE 5.** Excess hole distribution along the horizontal direction between the n-type pillar, the n-drift region and the n-type pillar at 150A/cm<sup>2</sup>. The cutlines CC' and DD' are shown for the proposed IGBT at n-type pillar concentration of  $1 \times 10^{17}$  cm<sup>-3</sup>, the cutline EE' is shown for the FS-IGBT, as marked in Fig. 1.

mechanism can be further observed in Fig. 5 where excess hole concentration profiles are plotted through the IGBT cell with the n-type pillar concentration of  $1 \times 10^{17}$  cm<sup>-3</sup>. It can be observed that the major hole current flows through the p+collector/n-drift junction at the cutline CC', and the thick n-type pillar only conducts minor hole current. The hole concentration distribution shows a slight difference between the cutline DD' and EE' at the same position, as a result of the different forward-conduction mechanism. However, the optimization of the n-type pillar concentration, width, and depth should be based on the tradeoff between the breakdown voltage and the forward saturation voltage of the proposed IGBT.

The transfer characteristics have also been simulated. The threshold voltage of the NP-IGBT is 5.0 V for all n-type pillar concentrations. The conventional FS-IGBT also exhibits a threshold voltage of 5.0 V. This is because the NP-IGBT and FS-IGBT have the same surface parameters, as shown in Table 1.

## C. TURN-OFF CHARACTERISTICS

Mixed-mode inductive switching characteristics have been studied by simulation. The DC bus voltage is set at 600 V, the load current density at 150 A/cm<sup>2</sup>, the stray inductance



FIGURE 6. Turn-off waveforms of the proposed IGBT and FS-IGBT at a current density of 150A/cm<sup>2</sup>, a bus voltage of 600V, a gate resistor of 5 ohm and a stray inductance of 60 nH.



FIGURE 7. Unclamped inductive switching waveforms of the proposed IGBT and FS-IGBT at a current density of 150 A/cm<sup>2</sup>, a bus voltage of 600 V, a gate resistor of 5 ohm, a thermal resistance of 20 °C/kW and a case temperature of 25 °C.

at 60 nH, and the gate resistor at 5 ohm. Fig. 6 shows the turn-off waveforms of the NP-IGBT with a turn-off time of 879, 836, and 778 ns for an n-type pillar concentration of  $1 \times 10^{16}$ ,  $1 \times 10^{17}$ , and  $1 \times 10^{19}$  cm<sup>-3</sup>, respectively; thus, various levels of electron extraction are present in the n-drift region. For comparison, the waveforms of the conventional FS-IGBT with a turn-off time of 912 ns are also included. It can also be seen that the proposed IGBT exhibits a decreased initial delay because of the reduced diffusion capacitor.

# D. UNCLAMPED INDUCTIVE SWITCHING (UIS) CHARACTERISTICS

UIS characteristics have been simulated to study ruggedness at an n-type pillar concentration of  $1 \times 10^{17}$  cm<sup>-3</sup>. The test circuit is the same as the turn-off circuit except the freewheeling diode. Fig. 7 shows the UIS waveforms at the maximum inductance load. It can be calculated that the avalanche energy is 4.5 J for the NP-IGBT at 0.4 mF, which is 32% larger than 3.4 J for the FS-IGBT 0.3 mF, as a result of the novel forward-blocking mechanism of the NP-IGBT and its lower thermal resistance between adjacent n-type pillars.



FIGURE 8. RBSOA Turn-off waveforms of the NP-IGBT and FS-IGBT at a thermal resistance of 20  $^{\circ}$ C/kW and a case temperature of 25  $^{\circ}$ C.

# E. REVERSE BIASED SOA (RBSOA)

Simulations have been performed to verify the RBSOA at the n-type pillar concentration of  $1 \times 10^{17}$  cm<sup>-3</sup>. After repeated tests, the NP-IGBT withstands a maximum current density of 1200 A/cm<sup>2</sup> and a bus voltage of 1200 V, compared with a maximum current density of 1200 A/cm<sup>2</sup> and a bus voltage of 1000 V for the NP-IGBT at 25 °C case temperatures, as shown in Fig. 8. The RBSOA of the NP-IGBT is 20% larger than that of the FS-IGBT as a result of the novel forward-blocking mechanism. It can be inferred that the novel forward-blocking mechanism is superior to the conventional FS layer.

## **IV. CONCLUSION**

This letter presents a novel field-stop IGBT structure with n-type pillar formed on the silicon backside. Simulated results show that the NP-IGBT offers an avalanche energy 32% and RBSOA 20% higher than the FS-IGBT with a similar breakdown voltage, forward voltage drop, threshold voltage and turn-off time. Therefore, the proposed IGBT offers more reliable electrical performance for high-power converters.

#### REFERENCES

- H. Takahashi, H. Haruguchi, H. Hagino, and T. Yamada, "Carrier stored trench-gate bipolar transistor (CSTBT)—A novel power device for high voltage application," in *Proc. ISPSD*, 1996, pp. 349–352, doi: 10.1109/ISPSD.1996.509513.
- [2] M. Mori et al., "A planar-gate high-conductivity IGBT (HiGT) with hole-barrier layer," *IEEE Trans. Electron Devices*, vol. 54, no. 6, pp. 1515–1520, Jun. 2007, doi: 10.1109/TED.2007.895874.
- [3] A. Nakagawa, "Theoretical investigation of silicon limit characteristics of IGBT," in *Proc. ISPSD*, 2006, pp. 1–4, doi: 10.1109/ISPSD.2006.1666057.
- [4] M. Sumitomo *et al.*, "Low loss IGBT with partially narrow Mesa structure (PNM-IGBT)," in *Proc. ISPSD*, Bruges, Belgium, 2012, pp. 17–20, doi: 10.1109/ISPSD.2012.6229012.
- [5] R. Gejo *et al.*, "Ideal carrier profile control for high-speed switching of 1200 V IGBTs," in *Proc. ISPSD*, Waikoloa, HI, USA, 2014, pp. 99–102, doi: 10.1109/ISPSD.2014.6855985.
- [6] M. Sumitomo, H. Sakane, K. Arakawa, Y. Higuchi, and M. Matsui, "Injection control technique for high speed switching with a double gate PNM-IGBT," in *Proc. ISPSD*, Kanazawa, Japan, 2013, pp. 33–36, doi: 10.1109/ISPSD.2013.6694392.
- [7] S. Kyoung, J.-S. Lee, S.-H. Kwak, E.-G. Kang, and M. Y. Sung, "A novel trench IGBT with a deep P+ layer beneath the trench emitter," *IEEE Electron Device Lett.*, vol. 30, no. 1, pp. 82–84, Jan. 2009, doi: 10.1109/LED.2008.2008731.

- [9] M. Riccio *et al.*, "Electro-thermal instability in multi-cellular trench-IGBTs in avalanche condition: Experiments and simulations," in *Proc. IEEE ISPSD*, San Diego, CA, USA, 2011, pp. 124–127, doi: 10.1109/ISPSD.2011.5890806.
- [10] G. Breglio, A. Irace, E. Napoli, M. Riccio, and P. Spirito, "Experimental detection and numerical validation of different failure mechanisms in IGBTs during unclamped inductive switching," *IEEE Trans. Electron Devices*, vol. 60, no. 2, pp. 563–570, Feb. 2013, doi: 10.1109/TED.2012.2226177.
- [11] P. Spirito *et al.*, "Effect of the collector design on the IGBT avalanche ruggedness: A comparative analysis between punch-through and field-stop devices," *IEEE Trans. Electron Devices*, vol. 62, no. 8, pp. 2535–2541, Aug. 2015, doi: 10.1109/TED.2015.2442334.
- [12] H. Takahashi, A. Yamamoto, S. Aono, and T. Minato, "1200V reverse conducting IGBT," in *Proc. ISPSD*, Kitakyushu, Japan, 2004, pp. 133–136, doi: 10.1109/ISPSD.2004.1332880.
- [13] H. Jiang et al., "A snapback suppressed reverse-conducting IGBT with a floating p-region in trench collector," *IEEE Electron Device Lett.*, vol. 33, no. 3, pp. 417–419. Mar. 2012, doi: 10.1109/LED.2011.2180357.
- [14] S. L. Tu, G. Tam, P. Tam, H.-Y. Tsoi, and A. Taomoto, "Analysis of direct wafer bond IGBTs with heavily doped N+ buffer layer," in *Proc. ISPSD*, 1996, pp. 339–342, doi: 10.1109/ISPSD.1996.509511.
- [15] M. Sumitomo, H. Sakane, K. Arakawa, Y. Higuchi, and M. Matsui, "Injection control technique for high speed switching with a double gate PNM-IGBT," in *Proc. ISPSD*, Kanazawa, Japan, 2013, pp. 33–36, doi: 10.1109/ISPSD.2013.6694392.
- [16] P. Spirito *et al.*, "Physics of the negative resistance in the avalanche I-V curve of field stop IGBTs: Collector design rules for improved ruggedness," *IEEE Trans. Electron Devices*, vol. 61, no. 5, pp. 1457–1463, May 2014, doi: 10.1109/TED.2014.2311169.
- [17] A. P.-S. Hsieh *et al.*, "The effect of incomplete ionization on the turn-off behavior of FS IGBTs," *IEEE Electron Device Lett.*, vol. 35, no. 1, pp. 105–107, Jan. 2014, doi: 10.1109/LED.2013.2288027.



**MENGXUAN JIANG** is currently pursuing the Ph.D. degree in electrical engineering from Hunan University, Changsha, China.

From 2011 to 2014, he was a Research Assistant of Electricity Engineering, Hunan University. His article entitled "An insulated-gate bipolar transistor with a collector trench electron extraction channel" has been published in the IEEE ELECTRON DEVICE LETTERS. His research interests include power semiconductor device and the integration of power electronics.

Mr. Jiang was a recipient of the 2014 Chinese Government Scholarship for his study at the Illinois Institute of Technology, Chicago, IL, USA, from 2014 to 2015.



**ZHENG JOHN SHEN** (S'90–M'94–SM'02–F'11) received the B.S. degree from Tsinghua University, Beijing, China, in 1987, and the M.S. and Ph.D. degrees from Rensselaer Polytechnic Institute, Troy, NY, USA, in 1991 and 1994, respectively, all in electrical engineering.

Dr. Shen holds 13 issued U.S. patents. His current research interests include power semiconductor devices and integrated circuits, power electronics, automotive electronics, and renewableenergy systems. He was a recipient of the

2012 IEEE Region 3 Outstanding Engineer Award, the 2003 U.S. National Science Foundation CAREER Award, the 2006 Transaction Prize Paper Award of the IEEE TRANSACTIONS ON POWER ELECTRONICS from the IEEE Power Electronics Society, and the 2003 IEEE Best Automotive Electronics Paper Award from the IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY. He served as the Vice President of Products of the IEEE Power Electronics Society from 2009 to 2012. He served on numerous IEEE conference and workshop organizing committees, and international editorial boards, including the Technical Program Chair of the Second IEEE Energy Conversion Congress and Expo in 2010, the 38th IEEE Power Electronics Specialists Conference in 2007, and the First IEEE Vehicle Power and Propulsion Conference in 2005. He also served as an Associate Editor for the IEEE TRANSACTIONS ON POWER ELECTRONICS from 2006 to 2009.

He is currently a Grainger Endowed Chair Professor with IIT, Chicago, IL, and a Visiting Professor with Hunan University, Changsha.



**JUN WANG** (S'06) received the B.S. degree in electrical engineering from the Huazhong University of Science and Technology, Wuhan, China, in 2000, the M.S. degree from the Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China, in 2003, and the M.E. degree in electrical engineering from the University of South Carolina, Columbia, in 2005. He is currently pursuing the Ph.D. degree with the Semiconductor Power Electronics Center, Department of Electrical and Computer

Engineering, North Carolina State University, Raleigh. From 2000 to 2005, his research activities focused on III-nitrides UV detectors and LEDs.

His research interests include the design, characterization, modeling, and applications of SiC power devices.



**ZHIKANG SHUAI** (S'09–M'10) received the B.S. and Ph.D. degrees from the College of Electrical and Information Engineering, Hunan University, Changsha, China, in 2005 and 2011, respectively, all in electrical engineering. He joined Hunan University as an Assistant Professor from 2009 to 2012, an Associate Professor in 2013, and has been a Professor, since 2014. His current research interests include power quality control, power electronics, and microgrid stability.

Dr. Shuai was a recipient of the 2010 National Scientific and Technological Awards of China, the 2012 Hunan Technological Invention Awards of China, and the 2007 Scientific and Technological Awards from the National Mechanical Industry Association of China.



**XIN YIN** received the Ph.D. degree in electrical engineering from the College of Electrical and Information Engineering, Hunan University, Changsha, China, in 2011. He is currently an Associate Research Fellow. His current research interests include SiC power devices, power electronics, and microgrid stability.