Received 1 September 2015; accepted 14 October 2015. Date of publication 26 October 2015; date of current version 18 December 2015. The review of this paper was arranged by Editor M. K. Radhakrishnan.

Digital Object Identifier 10.1109/JEDS.2015.2493561

## Abnormal Output Characteristics of p-Type Low Temperature Polycrystalline Silicon Thin Film Transistor Fabricated on Polyimide Substrate

# SEOK-WOO LEE<sup>1,2</sup>, CHANG BUM PARK<sup>1</sup>, PYO JIN JEON<sup>2</sup>, SUNG-WOOK MIN<sup>2</sup>, JUNE YEONG LIM<sup>2</sup>, HAN SOL LEE<sup>2</sup>, JAE-SUNG YOO<sup>1</sup>, SOON SUNG YOO<sup>1</sup>, AND SEONGIL IM<sup>2</sup>

Research and Development Center, LG Display, Paju 413-811, Korea
Institute of Physics and Applied Physics, Yonsei University, Seoul 120-749, Korea
CORRESPONDING AUTHOR: S. IM (e-mail: semicon@vonsei.ac.kr)

This work was supported in part by the Korea Evaluation Institute of Industrial Technology under Grant 10042433-2012-11, in part by the National Research Foundation of Korea (NRL Program) under Grant 2014R1A2A1A01004815, and in part by the BK21 Plus Program.

**ABSTRACT** We report on an abnormal output characteristics in p-type low temperature polycrystalline silicon thin-film transistors fabricated on polyimide (PI); negative differential conductance behavior is often observed in saturation region of drain current from large width devices. To understand such abnormal output characteristics, device dimension dependence was studied in a systematic way. As a result, we found that enhanced self-heating is mainly responsible originating from the poor thermal conductivity of PI substrate. A related degradation model is also proposed.

**INDEX TERMS** Thin-film transistor (TFT), LTPS, self-heating effect, hot carrier effect, polyimide (PI), flexible.

### I. INTRODUCTION

Flexible displays have drawn much attention due to their various merits including light weight, unbreakable form, and its portability in application [1], [2]. Active matrix organic light emitting diode (AMOLED) arrays are also suitable on flexible substrate along with thin-film transistor (TFT) backplanes, which not only request high mobility but also good saturation behavior for sufficient current driving in drain current-drain voltage (I<sub>D</sub>-V<sub>D</sub>) output characteristics. For the flexible AMOLED application, low-temperature processed amorphous indium-gallium-zinc-oxide (a-IGZO) TFT has been considered as a candidate to meet with such output characteristics [2] while p-type low temperature polycrystalline silicon (LTPS) TFT is more readily-suggested candidate with even superior current drivability to a-IGZO TFT. A favored flexible substrate is polyimide (PI), which can possibly endure device fabrication temperature of conventional LTPS process [3]. However, PI induces heat barrier issue due to its inherent poor thermal conductivity, which is far poorer than that of glass substrate [1], [4], although even glass substrate for conventional LTPS TFT

seems not to show good thermal conductivity [5]. So, selfheating-induced degradation must be an issue in LTPS TFT on PI substrate. Nevertheless, studies to characterize the self-heating in LTPS TFT on PI substrate are rare in fact [4].

In this letter, we report on abnormal output characteristics of p-type LTPS TFT fabricated on PI substrate, also proposing a model to explain the causes of the degradation; serious self-heating enhanced by PI substrate was mainly responsible for such behavior.

#### **II. EXPERIMENT**

Conventional coplanar p-type LTPS TFTs were fabricated on PI with carrier glass substrate. A 17  $\mu$ m-thick PI layer was slit-coated on 370 × 470 mm<sup>2</sup> glass substrate with buffer dielectric layer, and then annealed at 450 °C for 4 hr in a convection oven for degassing and hardening. A 50 nm-thick a-Si layer was deposited on the PI by SiH<sub>4</sub>-based plasma-enhanced chemical vapor deposition (PECVD) and crystallized by excimer-laser annealing. After deposition of 100 nm-thick PECVD SiO<sub>2</sub> of gate insulator (GI), 300 nm-thick Mo gate was patterned by



FIGURE 1. (a) Comparison of  $I_D-V_D$  output curves of TFTs fabricated on PI and glass, (b) another comparison of output curves of two TFTs on PI with different W/L ratio, here three device failure regions were defined with 20/5 ratio sample as I (NDC), II (kink), and III (eventual breakdown). Inset shows an optical microscopic image (bottom illumination, W/L = 5  $\mu$ m/5  $\mu$ m) after breakdown by V<sub>D</sub> sweep.

wet etch. For self-aligned highly doped source/drain (S/D) region, B was implanted (70 keV,  $2.5e^{15}$  cm<sup>-2</sup>) through GI with gate metal as implantation mask and subsequent annealing at 380 °C followed for dopant activation. Stacked Mo/Al/Mo was patterned as S/D metal, prior to final passivation processes composed of SiN<sub>x</sub> by PECVD at 230 °C and 1 hr-long post-annealing in air ambient (at 230 °C). After TFT fabrication was finished, the PI substrate was delaminated by laser anneal using 355 nm wavelength (through glass substrate), and a free-standing flexible backplane was eventually formed, which was attached to a glass carrier for electrical measurements. The drain current-gate voltage (I<sub>D</sub>-V<sub>G</sub>) transfer and I<sub>D</sub>-V<sub>D</sub> output characteristics were measured with Agilent 4155C semiconductor parameter analyzer.

#### **III. RESULTS AND DISCUSSION**

Fig. 1(a) shows I<sub>D</sub>-V<sub>D</sub> curves of three p-type LTPS TFTs with 5 µm gate length (L): two on PI substrate and one on glass. It is interesting to note that abnormal output characteristics with negative differential conductance (NDC,  $G_d \equiv \Delta I_D / \Delta V_D$ ) are apparently observed from TFTs on PI with wide width (W) under high V<sub>G</sub> and high V<sub>D</sub> sweep region. (The device on PI substrate shows slightly higher ID (before NDC region) than that of other device on glass but this is regarded as an intrinsic difference that comes from their  $V_{th}$  difference.) In order to investigate the abnormal behavior on PI-substrate devices in more detail, V<sub>D</sub> was swept up to an extended range (0  $\sim$  (-) 40 V) under a representative  $V_G = (-)$  15 V as shown in Fig. 1(b), where the abnormal V<sub>D</sub> regions are clearly observed and device breakdown eventually follows. In fact, a drastic  $I_D$  drop by device breakdown should be observed for all devices, because thermal runaway by extreme self-heating in the active layer anyway takes place at a certain high V<sub>D</sub> as shown in the inset image. However, there exist a noticeable difference



FIGURE 2. Variation of transfer curves after V<sub>D</sub> sweep, for (a) wide (W = 20  $\mu$ m) and (b) narrow (W = 5  $\mu$ m) TFT. (c) Plots of  $\Delta V_{th}$  vs. V<sub>D</sub> sweep range to show the V<sub>th</sub> behavior of wide and narrow TFTs.

between the two TFT devices with a wide  $(20 \ \mu m)$  and narrow  $(5 \ \mu m)$  W, since the device with wide W obviously shows the NDC region I prior to region II and III while the other TFT with narrow W does not display the region I at all. We thus suspect that such abnormal output curves with NDC come from wide W which leads to high channel temperature on PI substrate.

To find out and explain the root causes of NDC, we attempted a systematic analysis by ID-VG transfer characteristic measurements and device area variation. Fig. 2(a) shows negative shift of transfer curves in 20 µm-wide devices, which have been swept for output curve to NDC region I before transfer curve measurements. Positive shift also follows after the output curve sweep range increases up to region II and III. In contrast, the 5 µm-narrow TFT in Fig. 2(b) shows no negative but only positive shift due to its absence of NDC region. The plots of Fig. 2(c) summarize the trend of threshold voltage shift  $(\Delta V_{th})$  in both devices as a function of initial output sweep range; here, Vth was defined as the V<sub>G</sub> at  $|I_D|$  of 1 nA (under  $|V_D| = 0.1$  V). The negative  $\Delta V_{th}$  in the wide channel TFT indicates that it might be caused by hole trapping at the GI/poly-Si interface and at GI itself near the interface as well, and also suggests that the trapping would be facilitated in thermionic ways by channel-heating under the V<sub>D</sub> sweep (to NDC region) and constant V<sub>G</sub> of (-) 15 V. The heat dissipation (power dissipation) from the channel becomes more difficult as W increases more, leading to higher channel temperature. It is because the PI substrate beneath the wide channel cannot properly dissipate the heat [4]. Elevated temperature may enhance thermionic hole emission from channel to the trap levels in the GI [5], which causes negative threshold voltage shift. Devices with narrow W seldom show such negative shift due to their dimensional advantage: relatively lower temperature during device operation.

To assure such channel dimension dependence of the NDC, we measured  $I_D$ - $V_D$  curves of TFTs with various device dimensions on PI. First, Fig. 3(a) displays



**FIGURE 3.** Comparison of  $I_D$ -V<sub>D</sub> curves among TFTs (a) with different W (L is fixed as 5  $\mu$ m), and (b) with different device area but with same W/L ratio (= 1). (c) Breakdown power density (P<sub>BD</sub>) normalized by TFT area at a fixed V<sub>G</sub> (= -15 V) as a function of W, obtained from (a) and (b).

I<sub>D</sub>-V<sub>D</sub> curves of 5 µm-long TFTs with various widths (W = 2 ~ 20 µm), where W-dependence of NDC is displayed; devices with wide W ( $\geq$  10 µm) only show NDC. Next, Fig. 3(b) plots I<sub>D</sub>-V<sub>D</sub> curves of TFTs with different device area but the fixed W/L ratio (= 1). From the results, it is again evidenced that NDC phenomena are mainly from large area devices. Temperature would be elevated by enhanced self-heating under corresponding power density [P<sub>D</sub>  $\equiv$  I<sub>D</sub> × V<sub>D</sub>/area (WL)] [6]. Breakdown P<sub>D</sub> (P<sub>BD</sub>) is thus plotted in Fig. 3(c), according to which P<sub>BD</sub> appears dependent on TFT dimension and easy breakdown comes to the devices with wide W (> 5 µm). Similar P<sub>D</sub> –TFT area relation was reported in the previous literature [7].

Fig. 4(a) shows a band diagram model to illustrate the temperature-induced hole trapping mainly at the GI/poly-Si front interface (including the GI near the interface), which takes place in a large device under the high  $|V_G|$  for region I (or NDC); temperature increase ( $\Delta T$ ) by self-heating induces thermionic emission of thermally-excited holes to elevated energy states at the front interface, and this would not be easy in devices with small dimension due to low thermal energy. Such hole trapping at the front interface would cause negative  $\Delta V_{th}$  and increase hole injection barrier near the source (S) region as well.

The upper part of Fig. 4(b) again illustrates such a holetrapping model with a schematic device cross section. In the mid part of Fig. 4(b), we also propose a model for the region II, which is known as kink, originating from hot carrier effect because impact ionization would occur near the drain (D) under a very high  $V_D$  [8]. According to the schematic device cross section, the generated electrons by impact ionization would move to the S along the back channel while they are often trapped at the back interface due to its floating body structure [9]. Such impact-ionizationinduced behavior eventually results in positive-feedback effect; the trapped electrons near the S and back-interface (mid part of Fig. 4(b)) would lower the source/channel barrier, decrease  $V_{th}$  (positive shift), increase  $I_D$ , and generate



FIGURE 4. Device failure (degradation) processes: (a) band model illustrating thermionic emission of thermally-excited holes to elevated energy states mainly at the GI/poly-Si front interface (including the GI near the interface) (NDC), (b) schematic device model explaining the NDC output characteristics (up: region I) and impact-ionization-induced kink (middle: region II). Region III is about the device breakdown by thermal runway as shown in the inset of Fig. 1(b).

more electrons by impact ionization in return. So, these phenomena are opposite to the NDC mechanism. Although enhanced self-heating always exists in both region I and II, higher  $V_D$  applied for region II now causes the impactionization overwhelming the NDC phenomena of region I. The kink phenomena take place in all TFT devices for their final step after output saturation. Eventually, reaching to region III, the device with increased  $I_D$  and  $V_D$  would experience extreme self-heating and thermal runaway that causes device breakdown as shown in the inset of Fig. 1(b). Likewise, we now believe that our proposed model accordingly explain the experimental results and data shown in Fig. 1~3.

#### **IV. CONCLUSION**

We studied abnormal output characteristics which are encountered in p-type LTPS TFT fabricated on PI substrate, of which the poor thermal conductance leads to NDC phenomena at high V<sub>D</sub>s before kink and device breakdown come. Such NDC was often observed from large area devices due to their poor heat dissipation efficiency, which causes device temperature increase and thermionic hole trapping mainly at the front interface between GI and poly-Si. After output V<sub>D</sub> sweep to NDC region, V<sub>th</sub> thus increases toward negative voltage due to the hole trapping. Under a higher V<sub>D</sub> the kink is then caused by hot carrier effect as reported, shifting the V<sub>th</sub> back to positive voltages. We here propose device failure models to explain NDC and kink, concluding that enhanced self-heating on PI substrate is responsible for the abnormal output characteristics although eventual device breakdown is combined with hot carrier effect.

#### REFERENCES

 D. Akinwande, N. Petrone, and J. Hone, "Two-dimensional flexible nanoelectronics," *Nat. Commun.*, vol. 5, no. 5678, Dec. 2014.

- [2] C.-Y. Lin *et al.*, "Effects of mechanical strains on the characteristics of top-gate staggered a-IGZO thin-film transistors fabricated on polyimide-based nanocomposite substrates," *IEEE Trans. Electron Devices*, vol. 59, no. 7, pp. 1956–1962, Jul. 2012.
- [3] G. Fortunato *et al.*, "LTPS TFT technology on flexible substrates for sensor applications," in *Proc. AM-FPD*, Kyoto, Japan, 2014, pp. 311–314.
- [4] C.-H. Ho et al., "A self-consistent electrothermal model for analyzing NBTI effect in p-type poly-Si thin-film transistors," *IEEE Trans. Electron Devices*, vol. 60, no. 1, pp. 288–294, Jan. 2013.
- [5] P. Gaucci *et al.*, "Analysis of self-heating-related instability in selfaligned p-channel polycrystalline-silicon thin-film transistors," *IEEE Electron Device Lett.*, vol. 31, no. 8, pp. 830–832, Aug. 2010.
- [6] A. Valletta *et al.*, "Downscaling effects on self-heating related instabilities in p-channel polycrystalline silicon thin film transistors," *Appl. Phys. Lett.*, vol. 99, Aug. 2011, Art. ID 053503.
- [7] S. Hashimoto, Y. Uraoka, T. Fuyuki, and Y. Morita, "Analysis of thermal distribution in low-temperature polycrystalline silicon p-channel thin film transistors," *Jpn. J. Appl. Phys.*, vol. 45, no. 1A, pp. 7–12, 2006.
- [8] L. Mariucci, A. Valletta, P. Gaucci, G. Fortunato, and F. Templier, "Hot-carrier effects in p-channel polycrystalline silicon thin film transistors," *Appl. Phys. Lett.*, vol. 89, no. 18, 2006, Art. ID 183518.
- [9] S.-W. Lee et al., "Analysis of self-heating effect on short channel amorphous InGaZnO thin-film transistors," *IEEE Electron Device Lett.*, vol. 36, no. 5, pp. 472–474, May 2015.

**SEOK-WOO LEE** received the B.S. and M.S. degrees in electronic engineering from Hanyang University, Seoul, Korea, in 1996 and 1998, respectively. In 1998, he joined LG Semiconductor. In 2001, he moved to the LG Display Research and Development Center, Paju City, Korea, where he is currently a Senior Engineer and also affiliated to the Institute of Physics and Applied Physics, Yonsei University, Seoul, for his Ph.D. study. His research interests are the integration of thin-film transistor and device reliability regarding LTPS and a-IGZO TFTs.

**CHANG BUM PARK** received the Ph.D. degree in engineering from the University of Tokyo, Japan, in 2009. He is currently working as a Senior Engineer with the Research and Development Center, LG Display, Paju, Korea. His present research interests focus on the electronic devices and the materials in oxide semiconductors, poly-Si transistors, organic devices, and flexible application systems.

**PYO JIN JEON** received the B.S. degree in physics from Yonsei University, Seoul, Korea, in 2011, where he is currently pursuing the Ph.D. degree with the Institute of Physics and Applied Physics. His past research activities include flexible thin-film transistors and 1-D ZnO nanowire electronics. His current research is focused on 2-D semiconductor electronics using transition metal dichalcogenides.

**SUNG-WOOK MIN** received the B.S. degree in physics from Yonsei Univesity in 2012. He then joined the Research Group of Prof. S. Im, Institute of Physics and Applied Physics, Yonsei University. His research interest focused on the materials and device aspects of 2-D semiconductors.

**JUNE YEONG LIM** received the B.S. degree in physics from Yonsei University, Korea, in 2015, where he is currently pursuing the Ph.D. degree with the Institute of Physics and Applied Physics. His research topic is to analyze all 2-D devices based on graphene and phosphorene nanosheets.

**HAN SOL LEE** received the B.S. degree in physics from Yonsei University, Seoul, Korea, in 2015. He then joined the Research Group of Prof. S. Im, Institute of Physics and Applied Physics, Yonsei University. His research interest is focused on thin film transistors for display backplane using IGZO and low temperature poly silicon channels.

**JAE-SUNG YOO** received the M.S. degree in electronic engineering from Seoul National University, Seoul, Korea. He joined LG Display in 2003. Since 2009, he has been engaged in research on the integrated circuit design using LTPS TFTs.

**SOON SUNG YOO** is with LG Display, Paju City, Korea, where he is currently a Chief Research Engineer in charge of the New Process Development Team with the Research and Development Center.

SEONGIL IM was born in Korea, in 1962. He received the B.S. and M.S. degrees from the Department of Metallurgical Engineering, Yonsei University, Seoul, Korea, in 1984 and 1986, respectively, and the Ph.D. degree from UC at Berkeley, in 1994. He is an Applied Physicist and a Device Engineer. He worked as a Research Fellow with the Department of Applied Physics and Electrical Engineering, California Institute of Technology from 1995 to 1996. He joined the Department of Materials Science and Engineering, Yonsei University, as an Assistant Professor, in 1997, where he moved to the Department of Physics, as an Associate Professor, in 1999. His research expertise is in device physics and detailed research subjects are oxide and organic thin-film electronics, field effect transistors, nanowire and nanosheet FETs, and photon-probe device characterizations for interfacial defects. He is currently a Professor with the Department of Physics, Yonsei University. He has published over ~220 peer-review journal papers including Applied Physics Letters, Advanced Materials, Advanced Functional Materials, Small, Nano Letters, ACS NANO, and the IEEE Electron Device Letters.