

Received 16 January 2023; revised 8 May 2023 and 29 June 2023; accepted 3 October 2023. Date of publication 17 October 2023; date of current version 6 December 2023. The review of this article was arranged by Editor B. Iñiguez.

Digital Object Identifier 10.1109/JEDS.2023.3325216

# Analysis of Standard-MOS and Ultra-Low-Power Diodes Composed by SOI UTBB Transistors

FERNANDO JOSÉ DA COSTA<sup>1</sup> (Member, IEEE), RENAN TREVISOLI<sup>2</sup> (Senior Member, IEEE),  
AND RODRIGO TREVISOLI DORIA<sup>1</sup> (Senior Member, IEEE)

<sup>1</sup> Department of Electrical Engineering, Centro Universitário da FEI, São Bernardo do Campo 09850-901, Brazil  
<sup>2</sup> CECS, Universidade Federal do ABC, Santo Andre 09210-170, Brazil

CORRESPONDING AUTHOR: F. J. DA COSTA (e-mail: fernandoteccenter@hotmail.com)

This work was supported in part by the São Paulo Research Foundation (FAPESP) under Grant 2019/15500-5; in part by the National Council for Scientific and Technological Development (CNPq) under Grant 303938/2020-0; and in part by the Coordenação de Aperfeiçoamento de Pessoal de Nível Superior—Brasil (CAPES)—Finance Code 001.

The work of Fernando José da Costa was supported by the Centro Universitário FEI.

**ABSTRACT** The main objective of this work is to present an analysis of the performance of Ultra-Thin-Body and Buried Oxide transistors working as Ultra-Low-Power and standard-nMOS diodes. The implementation of different ground planes and substrate biases is analyzed. It is shown a reduced leakage current and increased ratio between the on and off-state currents for both systems with the nMOS devices' substrate biased at  $-2V$ . The standard-nMOS shows a reduced leakage current and increased ratio between the on and off-state currents with the substrate bias at  $-2V$  and with a P-type ground plane implemented while the Ultra-Low-Power presents only a significative influence of the ground planes on the ratio between the on and off-state currents. The ground planes do not provoke a significant change in the leakage current, but a noticeable variation can be observed in the ratio between the on and off-state currents due to the higher threshold voltage in relation to the system without ground plane.


**INDEX TERMS** Ground plane, SOI, standard-MOS-diodes, ultra-low-power diodes, UTBB.

## I. INTRODUCTION

The Ultra-Thin-Body and Buried Oxide (UTBB) has been proposed as an evolution of the SOI technology [1], and this SOI transistor presents silicon layer thickness ( $t_{Si}$ ) on the order of 6-10 nm and buried oxide (BOX) thickness ( $t_{box}$ ) on the order of 10-25 nm, resulting in a better capacitive coupling of the structure. The reduced  $t_{box}$  presented by UTBB transistors makes the substrate biasing ( $V_{SUB}$ ) more effective acting as a second gate, significantly improving the control of the channel charges and allowing for the modulation of the threshold voltage ( $V_{TH}$ ) according to the application. This enables the UTBB device to be used in multi- $V_{TH}$  architectures [2]. Additionally, a ground plane (GP) region, which consists of a thin highly doped layer below the BOX layer, can be implemented to avoid substrate depletion-related effects.

These UTBB features are responsible for making the device suitable for low power analog [2] and RF [3] applications, and also in Ultra-Low-Power (ULP)

systems [4], [5], [6], where low threshold voltage and low leakage current are required. One of these applications consists in RF diodes, frequently used in energy harvesting systems [7], [8], [9]. High performance diodes can be easily implemented in standard-MOS transistors by short-circuiting its drain and gate terminals whereas Ultra-Low-Power (ULP) diodes [10], [11] can be implemented in UTBB transistors by the application of Complementary MOS (CMOS) technology similarly to double-gate MOSFETs on RFID rectifiers [12]. To the best of our knowledge, the performance of UTBB devices working as standard and ULP diodes has not been studied in the literature. Therefore, this work presents an analysis of the main electrical characteristics of these devices considering different GP configurations and substrate biases. The work was carried out through numerical simulations validated with experimental data from literature. Section II presents the physical characteristics of the studied devices as well as the calibration of the simulations to experimental data. The electrical characteristics of both standard and ULP




**FIGURE 1.** Simulated and experimental  $g_D$  and  $g_M$  versus frequency of the 30 nm-long UTBB n-MOSFET at  $V_D = V_{GS} = 1$  V.

UTBB diodes are presented and discussed in Section III, and overall conclusions of the work are highlighted in Section IV.

## II. DEVICES CHARACTERISTICS AND APPLIED METHODOLOGY.

The analysis was carried out throughout devices DC and AC 2D simulations on the software Synopsys Sentaurus TCAD [13] calibrated to experimental data from literature. Models accounting for the carriers' generation and recombination [14], [15], bandgap narrowing [16], [17], low field mobility [18], [19] and the mobility dependence on vertical and longitudinal electric fields [20], [21] have been considered in all the simulations. For energy balance, the hydrodynamic transport mechanism, which also considers the impact ionization on the output characteristics, was used. It is worth to mention that the Self-Heating effect was not considered in this work.

Firstly, the simulations were calibrated to present characteristics near of experimental devices. Considering that the diodes operation in RF regime is essential for several applications, such as energy harvesting ones, the required figures of merit transconductance ( $g_M$ ) and output conductance ( $g_D$ ) were extracted through AC simulations as a function of the frequency and are presented in Fig. 1. To obtain these curves, simulations were performed with devices presenting characteristics similar to those described in [22], with Si film, BOX, channel length and effective gate oxide thickness of 7, 25, 30 and 1.3 nm, respectively.  $g_M$  and  $g_D$  curves from experimental devices are also presented in Fig. 1 along with the simulated curves. As one can observe, the simulated devices present AC behavior close to the one presented in [22] at the temperature of 300 K with the  $g_D$  presenting 18 and 22 mS at 50 kHz and 3 GHz, respectively, and  $g_M$  presenting 124 and 131 mS at the same frequencies. This assures that simulated devices are well matched in relation to the experimental ones. It is worth to mention that validation of the simulations for DC drain-voltage characteristics was presented in detail in previous works [23], [24].




**FIGURE 2.** Electrical schematics of the diode implemented with a Standard nMOS device in (A), electrical schematics of the ULP diode in (B) and the longitudinal view of the CMOS device in (C).

The simulations were extended to devices with channel lengths of 100 and 25 nm for the implementation of the diodes. The standard-MOS had the gate and the drain terminals of a nMOS device short-circuited as exhibited in Fig. 2A, and for the ULP structure the CMOS scheme shown in Fig. 2B was applied. The gate of the pMOS device is connected to the source terminal of the nMOS one, which had its gate terminal tied with the drain terminal of the pMOS transistor as shown in Fig. 2B. For the devices with the GP implemented, in the ULP ones was considered a P-type GP for the nMOS device and a N-type GP for the pMOS device [2], both with the thickness of 10 nm and  $1 \times 10^{18} \text{ cm}^{-3}$  of P and N doping materials. The nMOS and the pMOS are separated by a 100 nm long layer of  $\text{SiO}_2$  acting like a Shallow-Trench-Isolation (STI) that isolates the devices from the top source-drain regions until the bottom substrate in order to allow the individual substrate biasing as shown in the scheme of Fig. 2C.

## III. ELECTRICAL ANALYSIS AND DISCUSSIONS

### A. STANDARD AND ULP DIODES UNDER DIFFERENT SUBSTRATE BIASES


Firstly, to verify the standard-nMOS UTBB device without GP (No GP) operating as a diode, simulations were performed applying a voltage ( $V_D$ ) from  $-1$  to  $1$  V. Fig. 3 A shows the diode absolute current ( $|I_D|$ ) as a function of the applied  $V_D$  for different substrate biases and two gate lengths. As UTBB devices allow an independent back gate biasing, different  $V_{SUB}$  were considered and a special condition was also considered, where the substrate is connected with the already tied gate and drain terminals ( $V_{SUB} = V_{GS} = V_D$ ). It is worth to mention that in this case, the back gate bias will vary dynamically with the gate voltage. This condition could be interesting to avoid the need of an external supply source. It is observed that the



**FIGURE 3.**  $|I_D|$  vs.  $V_D$  with different substrate bias for  $L = 100$  and  $25$  nm standard-nMOS (A) and ULP (B) diodes without GP.

25 nm-long device presents higher leakage current levels than the 100 nm long one. With respect to the back biasing conditions, the devices with the substrate biased with 2 V present higher leakage current level for both channel lengths. The  $V_{SUB} = V_D$  condition comes in the sequence and shows a behaviour similar to the substrate with zero bias, and the substrate biased at  $-2$  V presents the lowest leakage current, which is in the order of 7 pA and 0.7 nA for the  $L = 100$  and 25 nm devices, respectively, at  $V_D = -1$  V.

To evaluate the performance of the ULP diode implemented with devices without GP, the same analysis was performed in a set of different substrate bias. In this case,  $V_{SUB}$  refers to voltage applied to the substrate of the nMOS device whereas the substrate of the pMOS receives the opposite voltage, i.e., if  $-2$  V is applied to the substrate of the nMOS, 2 V is applied to the pMOS. This configuration was adopted based on previous results for CMOS circuits compounded by UTBB devices [25]. It is worth to mention that for  $V_{SUB} = 0$  V, the substrates of both devices are tied to the ground. The substrate was biased with  $-2$ , 0 and 2 V. Fig. 3B presents the curves of the absolute current ( $|I_D|$ ) as a function of the applied  $V_D$  for the ULP structure. One can note the reduction of the leakage current with the reduced substrate bias, this effect could be related to the change in the capacitive coupling of the structures promoted by the application of the back gate bias, which will be discussed later this work.



**FIGURE 4.**  $|I_D|$  vs.  $V_{SUB}$  for ULP and Standard-nMOS devices without GP composed by devices with  $L = 25$  and  $100$  nm for  $V_D = -1$  V.

To compare the results of both diode configurations, Fig. 4 presents the curves of the leakage current as a function of the substrate bias for  $V_D = -1$  V. Taking the condition where the devices present the higher leakage current levels, i.e.,  $V_{SUB} = 2$  V, the ULP structure presents leakage current on the order of 7  $\mu$ A and 3 nA while the standard-nMOS structure presents 130  $\mu$ A and 3  $\mu$ A for the 25 and 100 nm long devices structures, respectively. In relation to the channel length, the 25 nm long ULP diode presents leakage current value next to the one observed in the standard-nMOS diode. Additionally, shorter devices present higher leakage current levels in both structures.

The  $I_{ON}/I_{OFF}$  ratio is an important figure that correlates the performance of the diodes in terms of their on- and off-state currents [26]. To obtain these curves, the currents in the interval from 0.5 to 1 V of  $V_D$  (on-state) were divided by the current on the interval of  $V_D$  between  $-1$  V and  $-0.5$  V (off state). This was done to consider the application of a symmetric sinusoidal signal at the diode. Thus, Fig. 5A shows the  $I_{ON}/I_{OFF}$  of the diode implemented with the standard-nMOS device without GP. It is shown that the 25 nm device presents lower  $I_{ON}/I_{OFF}$  ratio in relation to the 100 nm device and, when the substrate is biased at  $-2$  V, both devices present the larger  $I_{ON}/I_{OFF}$  ratio followed by the zero bias substrate and the  $V_{SUB} = V_D$  configuration. The lower  $I_{ON}/I_{OFF}$  conditions are given by the substrate biased at 2 V, where values on the order of  $5 \times 10^2$  and  $1 \times 10^1$  for the 100 and 25 nm channel length devices are obtained.

Fig. 5B shows the  $I_{ON}/I_{OFF}$  of the ULP diode implemented with devices without GP as a function of  $|V_D|$ . As one can observe, the 25 nm device-based ULP presents lower  $I_{ON}/I_{OFF}$  ratio in relation to the 100 nm one. When the substrate is biased at  $-2$  V and  $|V_D| = 1$  V, both devices present the larger  $I_{ON}/I_{OFF}$  ratio while the lower  $I_{ON}/I_{OFF}$  conditions are given by the substrate biased at 2 V and  $|V_D| = 0.5$  V. Fig. 6 shows the  $I_{ON}/I_{OFF}$  at 0.5 and 1 V of  $|V_D|$  as a function of the substrate bias. Higher values are obtained for the longer ULP devices in the order of  $7 \times 10^{10}$  and  $4 \times 10^9$  for  $|V_D|$  of 1 and 0.5 V at  $V_{SUB} = -2$  respectively,




FIGURE 5.  $I_{ON}/I_{OFF}$  ratio vs  $V_D$  with different substrate bias for  $L = 100$  and  $25$  nm standard-nMOS (A) and ULP (B) diodes without GP.

while the longer standard-nMOS devices exhibits  $5 \times 10^7$  and  $4 \times 10^6$  at the same bias conditions. To better visualize the differences between the devices, Table 1 shows a comparison of the ratio for the  $L = 25$  nm devices. It is also interesting to note a reduction of the ratio between 1 and 0.5 V of  $|V_D|$  for the ULP in all substrate bias and for the longer standard-nMOS device biased at the smaller substrate bias, indicating increased dependence of  $|V_D|$  for the devices on these conditions which could be related to the threshold voltage of the devices that will be discussed later this work.

To elucidate the behavior behind the difference in  $I_{ON}/I_{OFF}$  ratio, the threshold voltage ( $V_{TH}$ ) for each substrate bias conditions was extracted through the method described in [27] and is presented in Fig. 7 for both standard-nMOS and ULP devices. As one can note in Fig. 7, the standard-nMOS exhibits lower  $V_{TH}$  in relation to the ULP structure. With respect to the substrate bias, the lower the  $V_{SUB}$  bias condition, the higher  $V_{TH}$  is observed for both diode types. This effect is related to the change in the surface potential in the second interface, i.e., the interface between the channel and the BOX, at each step of the substrate bias.




FIGURE 6.  $I_{ON}/I_{OFF}$  vs.  $V_{SUB}$  for ULP and Standard-nMOS devices without GP for  $|V_D| = 0.5$  and  $1$  V.





FIGURE 7. Threshold voltages ( $V_{TH}$ ) vs  $V_{SUB}$  for standard-nMOS and ULP diodes for  $L = 100$  and  $25$  nm devices.

### B. EFFECT OF THE GROUND PLANE (GP)

Figs. 8 and 9 present the same analysis for different GP types for the standard-nMOS and for the ULP diodes. In Fig. 8, it is shown that, for  $V_{SUB} = -2$  V, the shorter device does not present a substantial change in the leakage current for different GPs, whereas the 100 nm long device with the P-type GP presents lower leakage than the N-type and the No-GP ones. For the zero bias substrate configuration, the P-type GP device presents lower leakage current followed by the No-GP and the N-type GP configurations. For the shorter device, leakage currents of 20, 5 and  $2 \mu A$  are observed at  $V_D = -1$  V for the N-type, No-GP and P-type, respectively. In the 100 nm device, a reduction of the leakage current with the  $V_D$  increasing from  $-1$  to  $0$  V for the P and N-type GPs can be observed. However, the No-GP exhibits a lower leakage current dependence on  $V_D$  for the same biasing interval. For the substrate biased at  $2$  V, one can note the same leakage current levels for the different GP configurations in both devices, although the leakage current




**FIGURE 8.**  $|I_D|$  vs.  $V_D$  with different substrate bias for  $L = 100$  and  $25$  nm standard-nMOS devices with different GPs.


is higher for  $L = 25$  nm, as expected. Finally, when analyzing the case in which the substrate bias is connected to the gate, it is possible to observe that N-type GP and No-GP devices present similar leakage current levels whereas the P-type one presents the lower current for both 25 and 100 nm channel devices.

For ULP diodes implementation of the GPs, the high- $V_{TH}$  (HVT) specific condition is achieved with the application of a P-type GP in a nMOS device and a N-type GP in a pMOS device [4]. Thus, the simulations were performed in devices composing a CMOS scheme with the GPs configurations under these conditions. Fig. 9 presents the curves for the ULP structure with GP and, as one can observe, its implementation in the ULP diode did not provoke a substantial change in the leakage current levels when compared to the No-GP ULP shown in Fig. 3 B. In the same way, the behavior with respect to the substrate bias and the channel length is similar to the one for the structure without GP, i.e., reduction of the leakage current with the reduced  $V_{SUB}$  bias and the lower leakage current for longer devices.

Fig. 10 presents the curves of the leakage current as a function of the substrate bias for  $V_D = -1$  V for the standard nMOS device with P-type GP, where the lowest leakage current levels were observed, and for the ULP diode. The latter repeats the trend observed with the absence of GP, exhibiting lower leakage currents levels. Taking the condition with the highest current levels,  $V_{SUB} = 2$  V, the ULP structure shows  $8 \mu\text{A}$  and  $3 \text{nA}$  for the 25 and 100 nm devices, respectively, while the standard-nMOS presents  $130 \mu\text{A}$  and  $3 \mu\text{A}$  at the same conditions. The influence of the GP on the overall current of the standard-nMOS and ULP diodes is correlated to the variation of the potential close to the BOX and to the different work functions of the GP layer [28], [29]. For devices with N-type GP, the flatband voltage of the BOX interface ( $V_{fb2}$ ) is



**FIGURE 9.**  $|I_D|$  vs.  $V_D$  with different substrate bias for  $L = 100$  and  $25$  nm ULP devices with GP.



**FIGURE 10.**  $|I_D|$  vs.  $V_{SUB}$  for ULP and Standard-nMOS devices with GP for  $V_D = -1$  V.

about  $-0.76$  V and for P-type GP,  $V_{fb2} = 0.18$  V, while both diodes without GP presents  $V_{fb2} = 0$  V. For that reason, the interface between channel and BOX in the standard-nMOS devices with N-type GP, in  $V_{SUB} = V_{GS}$  and the ULP diodes without GP start to deplete for lower  $V_D$ .

Fig. 11 shows the  $I_{ON}/I_{OFF}$  analysis for the standard-nMOS devices with different GPs. One can observe higher  $I_{ON}/I_{OFF}$  ratios for the P-type GP devices with respect to the other ones. The only exception is when the substrate is biased at 2 V where there is no difference in the ratio between the GPs. The N-type and the No-GP present similar  $I_{ON}/I_{OFF}$  behavior for almost all substrate biasing, except for  $V_{SUB} = 0$  V where the N-type presents the lower ratio.

Fig. 12 shows the  $I_{ON}/I_{OFF}$  analysis for the ULP devices with GPs as a function of  $|V_D|$ . One can observe the same behavior with respect to the No-GP structure: the longer devices present higher  $I_{ON}/I_{OFF}$  ratio in relation to the shorter one, and the lower ratio is observed when the substrate is biased at 2 V and  $|V_D| = 0.5$  V. In this poorer condition,




FIGURE 11.  $|I_D|$  vs.  $V_{SUB}$  for Standard-nMOS devices with GP.

TABLE 1.  $I_{ON}/I_{OFF}$  ratio comparison between ULP and standard-nMOS diodes for L = 100 and 25 nm devices.

Biasing Condition	L = 25 nm			
	ULP ( $ V_D =0.5V$ )	ULP ( $ V_D =1.0V$ )	Standard ( $ V_D =0.5V$ )	Standard ( $ V_D =1.0V$ )
$V_{GDS}$			$7 \times 10^2$	$7 \times 10^2$
$V_{SUB} = -2V$	$3 \times 10^5$	$2 \times 10^6$	$1 \times 10^4$	$1 \times 10^4$
$V_{SUB} = 0V$	$6 \times 10^2$	$3 \times 10^3$	$3 \times 10^2$	$2 \times 10^2$
$V_{SUB} = 2V$	$2 \times 10^1$	$1 \times 10^2$	$1 \times 10^1$	$0.9 \times 10^1$




FIGURE 12.  $I_{ON}/I_{OFF}$  ratio vs  $V_D$  with different substrate bias for L = 25 and 100 nm.

the implementation of the GP presents an increase in the ratio with respect to the No-GP structure. This is seen especially for the shorter device. While the No-GP ULP with L = 25 nm exhibited  $I_{ON}/I_{OFF} = 2 \times 10^1$ , the GP scheme improved it to  $2 \times 10^2$ . However, it is also interesting to note that the decrease of the ratio in the interval between





FIGURE 13.  $I_{ON}/I_{OFF}$  vs.  $V_{SUB}$  for ULP and Standard-nMOS devices of L = 25 and 100 nm with GP for  $|V_D| = 0.5$  and 1 V.

TABLE 2. Threshold voltages ( $V_{TH}$ ) for the standard-nMOS diodes with different GP and substrate bias for L = 100 and 25 nm devices.

Biasing Condition	L = 100 nm $V_{TH} [V]$			L = 25 nm $V_{TH} [V]$		
	N-Type	P-Type	No GP	N-Type	P-Type	No GP
$V_{GDS}$	0.289	0.378	0.317	0.204	0.281	0.224
$V_{GD} V_{SUB} = -2V$	0.525	0.530	0.527	0.413	0.415	0.411
$V_{GD} V_{SUB} = 0V$	0.314	0.416	0.330	0.225	0.307	0.232
$V_{GD} V_{SUB} = 2V$	0.155	0.192	0.193	0.076	0.109	0.103

0.8 and 0.5 V of  $|V_D|$  is more pronounced in this case. For the No-GP ULP with L = 100 nm devices biased at  $V_{SUB} = -2V$ , an  $I_{ON}/I_{OFF}$  reduction from  $4 \times 10^{10}$  to  $4 \times 10^9$  is observed, whereas the ULP with GPs present a lowering from  $1 \times 10^{10}$  to  $1 \times 10^8$  indicating an accentuated dependence of the ratio with  $|V_D|$  on the ULP devices with GP. In Fig. 13, which compares the  $I_{ON}/I_{OFF}$  ratio obtained for both structures taking the condition where the standard-nMOS devices present the higher ratio (P-type GP), the ULP structure shows a ratio of  $2 \times 10^{10}$  down to  $1 \times 10^8$  and  $2 \times 10^6$  down to  $3 \times 10^5$  for the 100 and 25 nm long devices at  $V_{SUB} = -2V$  and  $|V_D|$  of 1 and 0.5 V respectively, while the standard-nMOS presents  $3 \times 10^8$  down to  $8 \times 10^6$  for the 100 nm long device and the shorter one exhibits  $2 \times 10^4$  for both  $|V_D|$  at the same analysis.

Fig. 14 and Table 2 presents the threshold voltage as a function of the substrate bias for both ULP and standard diodes with and without ground planes. As seen in Table 1, the longer standard-nMOS P-type GP devices exhibit higher  $V_{TH}$  followed by the No-GP and the N-type GP. A noticeable difference can be observed in the ULP diodes with substrate bias between 0 and  $-2V$  where the ULP diodes with GP present higher  $V_{TH}$  than the ones without GP. This explains the greater shift in the  $I_{ON}/I_{OFF}$  ratio in the longer devices with GP making them more dependent on  $V_D$ . The influence of the GP on  $V_{TH}$  of the standard-nMOS and ULP diodes is correlated to the variation of the potential close to the BOX as explained before. Standard-nMOS devices with P-type GP



**FIGURE 14.** Threshold voltages ( $V_{TH}$ ) vs  $V_{SUB}$  for standard-nMOS and ULP diodes for  $L = 100$  and  $25$  nm devices.

presents the higher flat-band voltage (0.18 V) benefiting the higher  $V_{TH}$ . For that reason, the interface between channel and BOX in the standard-nMOS devices with N-type GP, in  $V_{SUB} = V_{GS}$  and the ULP diodes without GP presents smaller  $V_{TH}$  and higher leakage current.

#### IV. CONCLUSION

This work has evaluated the performance of UTBB transistors operating as standard-nMOS and Ultra-Low-Power diodes for the first time. The overall analysis has shown that the Ultra-Low-Power diode without ground plane presents a better performance than the standard-nMOS, although it presents a higher threshold voltage. Both systems composed by longer devices present lower leakage current and higher ratio between the on- and off-state currents. Additionally, the nMOS UTBB biased at lower substrate values also present lower leakage current and higher ratio between the on- and off-state currents. The ground planes implementation produces a reduced leakage current and increased ratio between the on- and off-state currents in the standard-nMOS diode with P-type GP, and when the substrate is connected to the drain contact, while the Ultra-Low-Power diodes do not present a significative influence of the ground planes. However, for the ratio between- the on and off-state currents, the ground plane provokes a substantial change for both systems.

#### REFERENCES

- [1] J. P. Colinge, *Silicon-on-Insulator Technology: Materials to VLSI*. Dordrecht, The Netherlands: Kluwer Acad. Publ., 2004.
- [2] J.-P. Noel et al., "Multi-VT UTBB FDSOI device architectures for low-power CMOS circuit," *IEEE Trans. Electron Devices*, vol. 58, no. 8, pp. 2473–2482, Aug. 2011, doi: [10.1109/TEDE.2011.2155658](https://doi.org/10.1109/TEDE.2011.2155658).
- [3] V. Kilchytka, S. Makovejev, M. K. Md Arshad, J.-P. Raskin, and D. Flandre, "Perspectives of UTBB FD SOI MOSFETs for analog and RF," in *Functional Nanomaterials and Devices for Electronics, Sensors and Energy Harvesting. Engineering Materials*. Cham, Switzerland: Springer, 2014, pp. 27–46. [Online]. Available: [https://doi.org/10.1007/978-3-319-08804-4\\_2](https://doi.org/10.1007/978-3-319-08804-4_2)

- [4] M. J. Turnquist, G. de Stree, D. Bol, M. Hienkari, and L. Koskinen, "Effects of back-gate bias on switched-capacitor DC–DC converters in UTBB FD-SOI," in *Proc. SOI-3D-Subthreshold Microelectron. Technol. Unified Conf. (S3S)*, 2014, pp. 1–2, doi: [10.1109/S3S.2014.7028200](https://doi.org/10.1109/S3S.2014.7028200).
- [5] A. D. Mauro, D. Rossi, A. Pullini, P. Flatresse, and L. Benini, "Temperature and process-aware performance monitoring and compensation for an ULP multi-core cluster in 28nm UTBB FD-SOI technology," in *Proc. 27th Int. Symp. Power Timing Model., Optim. Simulat. (PATMOS)*, 2017, pp. 1–8, doi: [10.1109/PATMOS.2017.8106979](https://doi.org/10.1109/PATMOS.2017.8106979).
- [6] A. D. Mauro, D. Rossi, A. Pullini, P. Flatresse, and L. Benini, "Independent body-biasing of P-N transistors in an 28nm UTBB FD-SOI ULP near-threshold multi-core cluster," in *Proc. IEEE SOI-3D-Subthreshold Microelectron. Technol. Unified Conf. (S3S)*, 2018, pp. 1–3, doi: [10.1109/S3S.2018.8640136](https://doi.org/10.1109/S3S.2018.8640136).
- [7] X. Lu, P. Wang, D. Niyato, D. I. Kim, and Z. Han, "Wireless networks with RF energy harvesting: A contemporary survey," *IEEE Commun. Surveys Tuts.*, vol. 17, no. 2, pp. 757–789, 2nd Quart., 2015, doi: [10.1109/COMST.2014.2368999](https://doi.org/10.1109/COMST.2014.2368999).
- [8] L. G. de Carli, Y. Juppa, A. J. Cardoso, C. Galup-Montoro, and M. C. Schneider, "Maximizing the power conversion efficiency of ultra-low-voltage CMOS multi-stage rectifiers," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 62, no. 4, pp. 967–975, Apr. 2015, doi: [10.1109/TCSI.2015.2399027](https://doi.org/10.1109/TCSI.2015.2399027).
- [9] M. Dominik, M. Ferdik, C. Happ, M. Renzler, and T. Ussmueller, "Numerical optimization of a fully cross-coupled rectifier circuit for wireless passive ultra low power sensor nodes," *Sensors*, vol. 19, no. 20, p. 4527, 2019. [Online]. Available: <https://doi.org/10.3390/s19204527>
- [10] D. Levacq, V. Dessard, and D. Flandre, "Low leakage SOI CMOS static memory cell with ultra-low power diode," *IEEE J. Solid-State Circuits*, vol. 42, no. 3, pp. 689–702, Mar. 2007, doi: [10.1109/JSSC.2006.891494](https://doi.org/10.1109/JSSC.2006.891494).
- [11] F. J. Costa, R. Trevisoli, and R. T. Doria, "Ultra-low-power diodes composed by SOI UTBB transistors," in *Proc. IEEE Latin Amer. Electron Devices Conf. (LAEDC)*, Cancun, Mexico, 2022, pp. 1–4, doi: [10.1109/LAEDC54796.2022.9908183](https://doi.org/10.1109/LAEDC54796.2022.9908183).
- [12] R. Vaddi, R. P. Agarwal, S. Dasgupta, and T. T. Kim, "Design and analysis of double-gate MOSFETs for ultra-low power radio frequency identification (RFID): Device and circuit co-design," *J. Low Power Electron. Appl.*, vol. 1, no. 2, pp. 277–302, 2011. [Online]. Available: <https://doi.org/10.3390/jlpea1020277>
- [13] *Sentaurus Device User Guide*, Synopsys, Mountain View, CA, USA, 2019.
- [14] W. Shockley and W. T. Read, "Statistics of the recombinations of holes and electrons," *Phys. Rev.*, vol. 87, no. 5, pp. 835–842, 1952.
- [15] R. N. Hall, "Electron-hole recombination in germanium," *Phys. Rev.*, vol. 87, no. 2, p. 387, 1952.
- [16] J. W. Slotboom and H. C. de Graaff, "Measurements of bandgap narrowing in Si bipolar transistors," *Solid-State Electron.*, vol. 19, no. 10, pp. 857–862, 1976.
- [17] D. B. M. Klaassen, J. W. Slotboom, and H. C. de Graaff, "Unified apparent bandgap narrowing in n- and p-type silicon," *Solid-State Electron.*, vol. 35, no. 2, pp. 125–129, 1992.
- [18] D. B. M. Klaassen, "A unified mobility model for device simulation—I. Model equations and concentration dependence," *Solid-State Electron.*, vol. 35, no. 7, pp. 953–959, 1992.
- [19] D. B. M. Klaassen, "A unified mobility model for device simulation—II. Temperature dependence of carrier mobility and lifetime," *Solid-State Electron.*, vol. 35, no. 7, pp. 961–967, 1992.
- [20] C. Lombardi, S. Manzini, A. Saporito, and M. Vanzani, "A physically based mobility model for numerical simulation of nonplanar devices," *IEEE Trans. Comput.-Aided Design Integr. Circuits Syst.*, vol. 7, no. 11, pp. 1164–1171, Nov. 1988.
- [21] C. Canali, G. Majni, R. Minder, and G. Ottaviani, "Electron and hole drift velocity measurements in silicon and their empirical relation to electric field and temperature," *IEEE Trans. Electron Devices*, vol. 22, no. 11, pp. 1045–1047, Nov. 1975.
- [22] L. Nyssens et al., "Self-Heating in FDSOI UTBB MOSFETs at cryogenic temperatures and its effect on analog figures of merit," *IEEE J. Electron Devices Soc.*, vol. 8, pp. 789–796, 2020, doi: [10.1109/JEDS.2020.2999632](https://doi.org/10.1109/JEDS.2020.2999632).

- [23] F. J. Costa, R. Trevisoli, and R. T. Doria, "Thermal cross-coupling effects in side-by-side UTBB-FDSOI transistors," *Solid-State Electron.*, vol. 185, Nov. 2021, Art. no. 108073. [Online]. Available: <https://doi.org/10.1016/j.sse.2021.108073>
- [24] F. J. Costa, R. Trevisoli, and R. T. Doria, "UTBB thermal coupling analysis in technological node level," *J. Integr. Circuits Syst.*, vol. 15, no. 2, pp. 1–5, 2020. [Online]. Available: <https://doi.org/10.29292/jics.v15i2.194>
- [25] R. T. Doria, D. Flandre, R. Trevisoli, M. de Souza, and M. A. Pavanello, "Effect of the back bias on the analog performance of standard FD and UTBB transistors-based self-cascode structures," *Semicond. Sci. Technol.*, vol. 32, no. 9, 2017, Art. no. 95005, doi: [10.1088/1361-6641/aa7659](https://doi.org/10.1088/1361-6641/aa7659)
- [26] M. de Souza, R. T. Doria, R. D. Trevisoli, and M. A. Pavanello, "Ultra-low-power diodes using junctionless nanowire transistors," in *Proc. EUROSOF-ULIS*, 2015, pp. 313–316, doi: [10.1109/ULIS.2015.7063836](https://doi.org/10.1109/ULIS.2015.7063836).
- [27] A. I. A. Cunha, "Direct determination of threshold condition in DG-MOSFETs from the gm/ID curve" *Solid-State Electron.*, vol. 56, no. 1, pp. 89–94, 2011. [Online]. Available: <https://doi.org/10.1016/j.sse.2010.10.011>
- [28] K. R. A. Sasaki, M. B. Manini, E. Simoen, C. Claeys, and J. A. Martino, "Enhanced dynamic threshold voltage UTBB SOI nMOSFETs," *Solid-State Electron.*, vol. 112, pp. 19–23, Oct. 2015. [Online]. Available: <https://doi.org/10.1016/j.sse.2015.02.011>
- [29] F. J. Costa, R. Trevisoli, and R. T. Doria, "Analysis of the substrate effect by the capacitive coupling in SOI UTBB transistors," in *Proc. 34th Symp. Microelectron. Technol. Devices (SBMicro)*, 2019, pp. 1–4, doi: [10.1109/SBMicro.2019.8919305](https://doi.org/10.1109/SBMicro.2019.8919305).



**RENAN TREVISOLI** (Senior Member, IEEE) received the M.Sc. degree from Centro Universitário FEI, Brazil, in 2010, and the Ph.D. degree from the University of São Paulo, Brazil, in 2013. He is currently a Visiting Professor with the Universidade Federal do ABC, Brazil.



**FERNANDO JOSÉ DA COSTA** (Member, IEEE) received the M.Sc. degree from Centro Universitário FEI, Brazil, in 2018, where he is currently pursuing the Ph.D. degree.



**RODRIGO TREVISOLI DORIA** (Senior Member, IEEE) received the M.Sc. degree from Centro Universitário FEI, Brazil, in 2007, and the Ph.D. degree from the University of São Paulo, Brazil, in 2010. He is currently an Associate Professor with Centro Universitário FEI.