

Received 7 June 2023; revised 26 July 2023; accepted 26 August 2023. Date of publication 29 August 2023; date of current version 12 September 2023.  
The review of this article was arranged by Editor S. Reggiani.

Digital Object Identifier 10.1109/JEDS.2023.3309812

# 3-D Self-Aligned Stacked Ge Nanowire pGAAFET on Si nFinFET of Single Gate CFET

YI-WEN LIN<sup>1</sup>, SHAN-WEN LIN<sup>1</sup>, BO-AN CHEN<sup>1</sup>, CHONG-JHE SUN<sup>ID</sup><sup>1</sup> (Student Member, IEEE),  
SIAO-CHENG YAN<sup>ID</sup><sup>1</sup>, GUANG-LI LUO<sup>ID</sup><sup>2</sup>, YUNG-CHUN WU<sup>ID</sup><sup>1</sup> (Senior Member, IEEE), AND FU-JU HOU<sup>ID</sup><sup>2</sup>

<sup>1</sup> Department of Engineering and System Science, National Tsing Hua University, Hsinchu 30013, Taiwan  
<sup>2</sup> Taiwan Semiconductor Research Institute, Hsinchu 300091, Taiwan

CORRESPONDING AUTHORS: Y.-C. WU and F.-J. HOU (e-mail: ycwu@ess.nthu.edu.tw; hfg@narlabs.org.tw)

This work was supported in part by the National Science and Technology Council, Taiwan, under Contract NSTC 111-2221-E-492-019, Contract NSTC 109-2221-E-007-031-MY3, Contract NSTC 111-2119-M-007-010-MBK, Contract NSTC 111-2218-E-A49-015-MBK, and Contract NSTC 112-2221-E-007-110-MY3; and in part by the Taiwan Semiconductor Research Institute (TSRI), Taiwan.

**ABSTRACT** In this study, we propose a self-aligned stacked Ge nanowire (NW) p-type gate-all-around field-effect transistor (pGAAFET) on Si nFinFET of single gate complementary FET (CFET). The self-aligned stacked Ge NW pGAAFET on Si nFinFET of single gate CFET device is fabricated on a SOI wafer. The CFET device is fully compatible with current Si technology platform using alternating anisotropic and isotropic dry etching process. The Ge NW pGAAFET presents an on-state current ( $I_{ON}$ ) of 166  $\mu\text{A}/\mu\text{m}$  at  $V_D = V_G - V_{TH} = -0.5$  V and shows minimum subthreshold swing ( $SS_{min}$ ) of 79, 91 mV/dec, and  $I_{ON}/I_{OFF}$  of  $3.03 \times 10^5$ ,  $3.4 \times 10^4$  at  $V_D = -0.05$  V and  $-0.5$  V, respectively. The Si nFinFET presents an  $I_{ON}$  of 60.4  $\mu\text{A}/\mu\text{m}$  at  $V_D = V_G - V_{TH} = 0.5$  V and shows  $SS_{min}$  of 91, 101 mV/dec, and  $I_{ON}/I_{OFF}$  of  $9.01 \times 10^4$ ,  $5.62 \times 10^5$  at  $V_D = 0.05$  V and 0.5 V, respectively. The proposed CFET can simplify the process and shows promising potential for extending scaling beyond the technology node.

**INDEX TERMS** Self-aligned, Ge nanowire (NW), Si FinFET, complementary FET (CFET), single gate.


## I. INTRODUCTION

Fin field-effect transistor (FinFET) [1], [2], [3], gate-all-around (GAA) nanowire (NW) FET [4], [5], [6], [7], [8], and nanosheet (NS) FET [9], [10], [11] have been proposed for the continuous scaling down of CMOS with superior electrostatics and device performance. Currently, the structure of complementary FET (CFET) with stacked pFET and nFET can further reduce the layout area and meet the demand of performance beyond 3-nm node (N3) [12]. However, using homogeneous Si channel CFETs suffer lower on-state current ( $I_{ON}$ ) of pFET [13], [14], [15].

Ge is a promising channel material owing to its high carrier mobility. Heterogeneous CFETs with high-hole-mobility Ge as pFET and Si as nFET could overcome the symmetric issues of  $I_{ON}$ . For the heterogeneous channel materials, dual work function metals [13] and wafer bonding method [16] are used to achieve symmetric threshold voltage ( $V_{TH}$ ). Dual work function metal gate process is a challenge for shrinking gate length ( $L_G$ ) because the top device requires the

additional replacement of work function metal. Wafer bonding method might increase the cost of Silicon-on-insulator (SOI) wafers owing to the separated pFET and nFET process. Hence, the single gate CFET is the key to address the aforementioned issues due to the simplified fabrication process and alignment complexity. On the other hand, the fabrication process of Ge MOSFETs should be kept at low temperature to suppress dopant diffusion and avoid the generation of interfacial defects. Thus, microwave annealing (MWA) with low thermal budget was used to activate the dopant in the source and drain (S/D) regions [17]. Low-temperature MWA utilizes microwave radiation with longer wavelengths to penetrate atoms directly, thereby inducing lattice vibrations and facilitating uniform heating throughout the material.

Therefore, we demonstrated a fabrication method of single gate CEFT of crystalline Ge (c-Ge) as pFET and c-Si as nFET in this study. We also performed a Sentaurus 3D TCAD simulation [18] to investigate the symmetric characteristics




- (b)
- SOI wafer epi 80 nm Ge
  - Active formation
  - Clean and IL formation
  - Gate oxide of Al<sub>2</sub>O<sub>3</sub> deposition by ALD
  - Single metal gate deposition by PVD  
- 30 nm TaN (bottom) / 60 nm TiN (top)
  - Gate definition
  - Oxide deposition by ALD  
- 20 nm Al<sub>2</sub>O<sub>3</sub>
  - Implantation (p-type : <sup>11</sup>B, 1E15 cm<sup>-2</sup>, 10 keV)
  - Remove partial Ge S/D regions
  - Implantation (n-type : <sup>31</sup>P, 1E15 cm<sup>-2</sup>, 10 keV)
  - MWA 1650 W, 100 s
  - Passivation
  - Contact hole definition
  - Metal pad definition

**FIGURE 1.** (a) A 3-D schematic diagram of the self-aligned stacked Ge NW pGAAFET on Si nFinFET of single gate CFET device. (b) Process flow of the CFET device.


and performance of the CFET device with a suitable metal work function and undoped channels.

## II. DEVICE FABRICATION

Fig. 1(a) shows the schematic diagram of the self-aligned stacked Ge NW pGAAFET on Si nFinFET of single gate CFET. Fig. 1(b) illustrates the process flow. The devices were fabricated on an 80-nm-thick Ge epitaxial growth on a SOI wafer. The Ge layer was grown on the monocrystalline Si layer with (100) surface orientation through ASM Epsilon 2000 low-pressure chemical vapor deposition (LPCVD) system. After LPCVD epitaxy, SiO<sub>2</sub> as hard mask was deposited by plasma-enhanced chemical vapor deposition (PECVD). The active regions of Ge NW on Si Fin were fabricated through e-beam lithography (EBL) and reactive-ion etching (RIE). Fig. 2 shows the schematic top-down etching sequence for the vertically stacked Ge NW on Si Fin formation. In Etch 1, after hard mask opening, the anisotropic etching with Cl<sub>2</sub>/O<sub>2</sub> gases was applied to form the straight Ge sidewall. Following, an O<sub>2</sub> plasma step was carried out




**FIGURE 2.** Etching sequence for the Ge NW on Si Fin. After hard mask (SiO<sub>2</sub>) etching, anisotropic and isotropic etching were performed.




**FIGURE 3.** SEM image of Ge NW on Si Fin after dry etching process.

forming germanium oxide on Ge surface, which provides a protection for the subsequent isotropic etching. In etch 2, the anisotropic etching with Cl<sub>2</sub> was performed to etch down the Ge. Next, Etch 3 was performed with Cl<sub>2</sub> and HBr gases for isotropic etching to form the top Ge NW. Finally, anisotropic etching was repeatedly performed to form the Si Fin in Etch 4.

Fig. 3 shows the scanning electron microscope (SEM) image (tilt angle of 52°) of top Ge NW without bending under an appropriate fabrication process. The chemical cleaning process was performed with HCl and diluted HF, then the *in-situ* ozone treatment in a standard atomic layer deposition (ALD) system at 390 °C was carried out forming an interfacial layer (IL), followed by high-k dielectric of Al<sub>2</sub>O<sub>3</sub> deposition through ALD. Next, a stacked 30-nm-thick TaN (bottom)/60-nm-thick TiN (top) as single gate electrode was deposited by physical vapor deposition (PVD). The 30-nm-thick TaN is the work function metal in the CFET device and the 60-nm-thick TiN is used to reduce contact resistance. After single gate patterning, a 20-nm-thick Al<sub>2</sub>O<sub>3</sub> layer deposited through ALD was used to prevent Ge NW bending from subsequent etching process. The upper Ge was then implanted with <sup>11</sup>B ions (1E15 cm<sup>-2</sup> dosage at 10 keV) for p-type Ge S/D regions. Following that, a 20-nm-thick SiO<sub>2</sub> was deposited by PECVD. Then, the Ge S/D regions were necessary to be partially removed for bottom Si S/D regions implantation. Ge layer on Si can be easily etched with good selectivity using a H<sub>2</sub>O<sub>2</sub> solution. Following Ge



**FIGURE 4.** (a) SEM and (b) zoom-in images of the CFET device with  $V_{IN}$ ,  $V_{OUT}$ ,  $V_{DD}$ , and  $V_{SS}$ .




**FIGURE 5.** (a) Cross-section TEM image and (b)-(c) enlarged images of the gate stack of Ge and Si. (d)-(h) EDS mapping of the distribution of elements: Ge, Si, Al, Ti, and Ta.

S/D regions partially removed, ion implantation was performed with  $^{31}\text{P}$  ions ( $1\text{E}15\text{ cm}^{-2}$  dosage at 10 keV) for n-type Si S/D regions. Low-temperature MWA was applied with 1650 W for 100 seconds to simultaneously activate the dopants in Ge and Si S/D regions. Finally, PECVD  $\text{SiO}_2$  was deposited as a passivation layer, contact holes were defined, followed by metallization processes. Fig. 4(a) and (b) display the top-view and zoom-in SEM images of the CFET device with separate contacts of  $V_{IN}$ ,  $V_{OUT}$ ,  $V_{DD}$ , and  $V_{SS}$ .

### III. RESULTS AND DISCUSSION

Fig. 5(a) presents the cross-sectional transmission electron microscopy (TEM) image of the self-aligned stacked Ge NW pGAAFET on Si nFinFET of single gate CFET device matching Fig. 1(a) A-A' with a width of pGAAFET ( $W_p$ ) of 30 nm and a width of nFinFET ( $W_n$ ) of 40 nm. The sidewalls of Ge are (110) surface orientation. Fig. 5(b) and (c) show the enlarged images of the gate stack with TaN/ $\text{Al}_2\text{O}_3$ /Ge and TaN/ $\text{Al}_2\text{O}_3$ /Si, respectively. Fig. 5(d)–(h) show the energy



**FIGURE 6.**  $I_D$ - $V_G$  characteristics of the Ge NW pGAAFET and Si nFinFET at  $|V_D| = 0.05\text{ V}$  and  $0.5\text{ V}$ .


dispersive spectroscopy (EDS) elements mapping of Ge, Si, Al, Ti, and Ta distributions.

Fig. 6 shows the  $I_D$ - $V_G$  characteristics of the Ge NW pGAAFET and Si nFinFET with gate length ( $L_G$ ) of 100 nm at  $|V_D| = 0.05\text{ V}$  and  $0.5\text{ V}$ , respectively. The Ge NW pGAAFET presents (1)  $I_{ON} = 1.66 \times 10^{-4}\text{ A}/\mu\text{m}$  at  $V_D = V_G - V_{TH} = -0.5\text{ V}$ , (2) minimum subthreshold swing ( $SS_{min}$ ) = 79, 91 mV/dec, and (3)  $I_{ON}/I_{OFF} = 3.03 \times 10^5$ ,  $3.4 \times 10^4$  at  $V_D = -0.05\text{ V}$  and  $-0.5\text{ V}$ , respectively. The Si nFinFET presents (1)  $I_{ON} = 6.04 \times 10^{-5}\text{ A}/\mu\text{m}$  at  $V_D = V_G - V_{TH} = 0.5\text{ V}$ , (2)  $SS_{min} = 91, 101\text{ mV/dec}$ , and (3)  $I_{ON}/I_{OFF} = 9.01 \times 10^4$ ,  $5.62 \times 10^5$  at  $V_D = 0.05\text{ V}$  and  $0.5\text{ V}$ , respectively. The drain current is normalized by the largest channel width of 40 nm among the stacked channels.

Fig. 7 shows the  $I_D$ - $V_D$  characteristics of the Ge NW pGAAFET and the Si nFinFET measured from  $|V_G - V_{TH}| = 0$  to  $0.8\text{ V}$ . The Ge NW pGAAFET has significant enhancement of  $I_{ON}$  because the (110) surfaces of the Ge NW sidewalls exhibit higher hole mobility [19]. Table 1 presents the comparison of the self-aligned stacked Ge NW pGAAFET on Si nFinFET of single gate CFET with previous self-aligned CFET reports. The  $I_{ON}$  of the Ge NW pGAAFET has improvement. Although the  $I_{ON}$  of the Si nFinFET in this study is lower, its  $I_{ON}$  may be improved by adjusting the structure and size of the Si nFinFET.

Due to the limitation of our laboratory equipment, TaN gate metal was selected in our experiment with the most appropriate work function. However, TaN still could not adjust the symmetric  $V_{TH}$  between Ge NW pGAAFET and Si nFinFET. The Ge NW pGAAFET and Si nFinFET are symmetric around  $V_G = 0.4\text{ V}$ . Using Al incorporation into the TiN layer could reduce the effective work function [20].





**FIGURE 7.**  $I_D$ - $V_D$  characteristics of the Ge NW pGAAFET and Si nFinFET at  $|V_G - V_{TH}| = 0 \sim 0.8$  V.


**TABLE 1.** Comparison with previous self-aligned CFETs.

	This work	[13]	[14]	[15]	
Method	Self-aligned CFET	Self-aligned CFET	Self-aligned CFET	Self-aligned CFET	
Single metal shared gate	Yes	No	Yes	Yes	
Top device	Ge NW pMOS	Si 2NRs nMOS	Si NS nMOS	Si JL NS pMOS	
Bottom device	Si Fin nMOS	Si 3NRs pMOS	Si Fin pMOS	Si JL NS nMOS	
Channel material	Single crystal Si and Ge	Single crystal Si	Single crystal Si	Amorphous Si	
$L_G$ (nm)	100	75	20	150	
SS (mV/dec)	pFET	79 @ $V_D = -0.05V$	65 @ $V_D = -0.65V$	>100 @ $V_D = -0.8V$	62 @ $V_D = -0.1V$
	nFET	91 @ $V_D = 0.05V$	69 @ $V_D = 0.65V$	>100 @ $V_D = 0.8V$	62 @ $V_D = 0.1V$
$I_{ON}$ ( $\mu A/\mu m$ )	pFET	166 @ $V_D = V_G - V_{TH} = -0.5V$	180 @ $V_D = V_G - V_{TH} = -0.65V$	~3 @ $V_D = V_G = -0.8V$	~5 @ $V_D = V_G - V_{TH} = -1V$
	nFET	60.4 @ $V_D = V_G - V_{TH} = 0.5V$	406 @ $V_D = V_G - V_{TH} = 0.65V$	~30 @ $V_D = V_G = 0.8V$	~5 @ $V_D = V_G - V_{TH} = 1V$

Therefore, the  $V_{TH}$  of Ge NW pGAAFET and Si nFinFET might be more symmetric. Although the symmetric  $V_{TH}$  and  $I_{ON}$  were not obtained in this work, the fabrication method of the single gate CFET is demonstrated. Thus, we used the 3D TCAD simulation with a proper metal work function of 4.38 eV to prove the performance of this proposed structure of the self-aligned stacked Ge NW pGAAFET on Si nFinFET of single gate CFET.

#### IV. SIMULATION


The simulating parameters of the self-aligned stacked Ge NW pGAAFET on Si nFinFET of single gate CFET is designed based on our fabricated device. It includes channel width of Ge NW pGAAFET ( $W_p = 20$  nm), channel width of Si nFinFET ( $W_n = 20$  nm), gate length ( $L_G = 100$  nm), channel height ( $H_{CH} = 50$  nm), gate oxide thickness ( $T_{ox} = 4$ -nm-thick  $Al_2O_3$ ), Ge and Si S/D regions doping concentration ( $N_{S/D} = 1 \times 10^{20}$   $cm^{-3}$ ), Ge channel doping



**FIGURE 8.** (a) hCD and (b) eCD of the self-aligned stacked Ge NW pGAAFET on Si nFinFET of single gate CFET at On-state ( $|V_G| = 1$  V,  $|V_D| = 0.5$  V). (c)  $I_D$ - $V_G$  characteristics of the Ge NW pGAAFET and the Si nFinFET by 3D TCAD simulation at  $|V_D| = 0.05$  V and 0.5 V.

concentration ( $N_{CH, Ge} = 8 \times 10^{16}$   $cm^{-3}$ , undoped channel), and Si channel doping concentration ( $N_{CH, Si} = 1.6 \times 10^{15}$   $cm^{-3}$ , undoped channel). The following physical models were considered in the simulation: (1) the drift-diffusion model, (2) the density gradient model, (3) the doping-concentration-dependent Shockley–Read–Hall (SRH) recombination model, (4) the transverse field dependence, and high-field saturation mobility models, (5) the Slotboom bandgap narrowing model, and (6) the ballistic mobility model.

Fig. 8(a) and (b) show the simulated hole current density (hCD) and electron current density (eCD) of the self-aligned stacked Ge NW pGAAFET on Si nFinFET of single gate CFET with an appropriate metal work function of 4.38 eV at On-state ( $|V_G| = 1$  V and  $|V_D| = 0.5$  V), respectively. Fig. 8(c) shows the simulated  $I_D$ - $V_G$  curves of the Ge NW pGAAFET and Si nFinFET, which show ideal SS values and achieve the symmetric  $|V_{TH}| = 0.27$  V and 0.28 V. Fig. 9(a) shows the simulated voltage transfer characteristic (VTC) of the CFET device under various supply voltages ( $V_{DD}$ ) of 0.5 V, 0.75 V, and 1 V. The symmetric VTC curves were achieved due to the matching  $I_{ON}$  and  $V_{TH}$ . Fig. 9(b)



**FIGURE 9. Simulated (a) VTC and (b) voltage gains of the self-aligned stacked Ge NW pGAAFET on Si nFinFET of single gate CFET at  $V_{DD} = 0.5$  V,  $0.75$  V, and  $1$  V.**

depicts that the higher peak voltage gain of  $64.6$  V/V can be obtained at lower  $V_{DD} = 0.5$  V. Therefore, it is essential to find an appropriate metal work function value for symmetric  $V_{TH}$  and  $I_{ON}$  for heterogeneous channel materials of single gate CFET.

## V. CONCLUSION

A method to fabricate the self-aligned stacked Ge NW pGAAFET on Si nFinFET of single gate CFET is proposed and demonstrated using simple top-down dry etching techniques that are compatible with current CMOS platform. The Ge NW pGAAFET exhibits a higher  $I_{ON}$  of  $166 \mu\text{A}/\mu\text{m}$ . This self-aligned stacked Ge NW pGAAFET on Si nFinFET of single gate CFET exhibits a simplified fabrication process and provides a promising transistor architecture to continue Moore's law scaling towards N2 and beyond.

## REFERENCES

- [1] D. Hisamoto et al., "FinFET—a self-aligned double-gate MOSFET scalable to  $20$  nm," *IEEE Trans. Electron Devices*, vol. 47, no. 12, pp. 2320–2325, Dec. 2000, doi: [10.1109/16.887014](https://doi.org/10.1109/16.887014).
- [2] C.-H. Lin et al., "High performance  $14\text{nm}$  SOI FinFET CMOS technology with  $0.0174\mu\text{m}^2$  embedded DRAM and 15 levels of Cu metallization," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, Dec. 2014, pp. 3.8.1–3.8.3, doi: [10.1109/IEDM.2014.7046977](https://doi.org/10.1109/IEDM.2014.7046977).
- [3] R. Xie et al., "A  $7\text{nm}$  FinFET technology featuring EUV patterning and dual strained high mobility channels," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, Dec. 2016, pp. 2.7.1–2.7.4, doi: [10.1109/IEDM.2016.7838334](https://doi.org/10.1109/IEDM.2016.7838334).
- [4] S. Barraud et al., "Performance and design considerations for gate-all-around stacked-NanoWires FETs," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, Dec. 2017, pp. 29.2.1–29.2.4, doi: [10.1109/IEDM.2017.8268473](https://doi.org/10.1109/IEDM.2017.8268473).

- [5] M. J. H. van Dal et al., "Ge CMOS gate stack and contact development for vertically stacked lateral nanowire FETs," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, Dec. 2018, pp. 21.1.1–21.1.4, doi: [10.1109/IEDM.2018.8614577](https://doi.org/10.1109/IEDM.2018.8614577).
- [6] H. Arimura et al., "Advantage of NW structure in preservation of SRB-induced strain and investigation of off-state leakage in strained stacked Ge NW pFET," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, Dec. 2018, pp. 21.2.1–21.2.4, doi: [10.1109/IEDM.2018.8614712](https://doi.org/10.1109/IEDM.2018.8614712).
- [7] H. Arimura et al., "Toward high-performance and reliable Ge channel devices for  $2$  nm node and beyond," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, Dec. 2020, pp. 2.1.1–2.1.4, doi: [10.1109/IEDM13553.2020.9372007](https://doi.org/10.1109/IEDM13553.2020.9372007).
- [8] Y.-W. Lin et al., "Tightly stacked 3D diamond-shaped Ge nanowire gate-all-around FETs with superior nFET and pFET performance," *IEEE Electron Device Lett.*, vol. 42, no. 12, pp. 1727–1730, Dec. 2021, doi: [10.1109/LED.2021.3125059](https://doi.org/10.1109/LED.2021.3125059).
- [9] S. Barraud et al., "7-levels-stacked nanosheet GAA transistors for high performance computing," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2020, pp. 1–2, doi: [10.1109/VLSITechnology18217.2020.9265025](https://doi.org/10.1109/VLSITechnology18217.2020.9265025).
- [10] R. Ritzenthaler et al., "Comparison of electrical performance of co-integrated forksheets and nanosheets transistors for the  $2\text{nm}$  technological node and beyond," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, Dec. 2021, pp. 26.2.1–26.2.4, doi: [10.1109/IEDM19574.2021.9720524](https://doi.org/10.1109/IEDM19574.2021.9720524).
- [11] R. Bao et al., "Critical elements for next generation high performance computing nanosheet technology," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, Dec. 2021, pp. 26.3.1–26.3.4, doi: [10.1109/IEDM19574.2021.9720601](https://doi.org/10.1109/IEDM19574.2021.9720601).
- [12] J. Ryckaert et al., "The Complementary FET (CFET) for CMOS scaling beyond N3," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2018, pp. 141–142, doi: [10.1109/VLSIT.2018.8510618](https://doi.org/10.1109/VLSIT.2018.8510618).
- [13] C.-Y. Huang et al., "3-D self-aligned stacked NMOS-on-PMOS nanoribbon transistors for continued Moore's law scaling," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, Dec. 2020, pp. 20.6.1–20.6.4, doi: [10.1109/IEDM13553.2020.9372066](https://doi.org/10.1109/IEDM13553.2020.9372066).
- [14] S. Subramanian et al., "First monolithic integration of 3D complementary FET (CFET) on  $300\text{mm}$  wafers," in *Proc. IEEE Symp. VLSI Technol.*, Jun. 2020, pp. 1–2, doi: [10.1109/VLSITechnology18217.2020.9265073](https://doi.org/10.1109/VLSITechnology18217.2020.9265073).
- [15] S.-W. Chang et al., "First demonstration of CMOS inverter and 6T-SRAM based on GAA CFETs structure for 3D-IC applications," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, Dec. 2020, pp. 11.7.1–11.7.4, doi: [10.1109/IEDM19573.2019.8993525](https://doi.org/10.1109/IEDM19573.2019.8993525).
- [16] T.-Z. Hong et al., "First demonstration of heterogeneous complementary FETs utilizing low-temperature ( $200^\circ\text{C}$ ) hetero-layers bonding technique (LT-HBT)," in *IEEE Int. Electron Devices Meeting Tech. Dig.*, Dec. 2020, pp. 15.5.1–15.5.4, doi: [10.1109/IEDM13553.2020.9372001](https://doi.org/10.1109/IEDM13553.2020.9372001).
- [17] Y.-J. Lee et al., "Low-temperature microwave annealing for MOSFETs with high-k/metal gate stacks," *IEEE Electron Device Lett.*, vol. 34, no. 10, pp. 1286–1288, Oct. 2013, doi: [10.1109/LED.2013.2279396](https://doi.org/10.1109/LED.2013.2279396).
- [18] *Sentaurus TCAD Version 2019*, Synopsys, Mountain View, CA, USA, 2019.
- [19] R. Zhang, X. Yu, M. Takenaka, and S. Takagi, "Impact of channel orientation on electrical properties of Ge p- and n-MOSFETs with  $1\text{-nm}$  EOT  $\text{Al}_2\text{O}_3/\text{GeO}_x/\text{Ge}$  gate-stacks fabricated by plasma postoxidation," *IEEE Trans. Electron Devices*, vol. 61, no. 11, pp. 3668–3675, Nov. 2014, doi: [10.1109/TED.2014.2359678](https://doi.org/10.1109/TED.2014.2359678).
- [20] L. P. B. Lima, H. F. W. Dekkers, J. G. Lisoni, J. A. Diniz, S. Van Elshocht, and S. De Gendt, "Metal gate work function tuning by Al incorporation in TiN," *J. Appl. Phys.*, vol. 115, Feb. 2014, Art. no. 74504, doi: [10.1063/1.4866323](https://doi.org/10.1063/1.4866323).