Received 11 March 2023; accepted 20 July 2023. Date of publication 25 July 2023; date of current version 9 August 2023. The review of this article was arranged by Editor S. Reggiani.

*Digital Object Identifier 10.1109/JEDS.2023.3298290*

# **A Comprehensive RF Characterization and Modeling Methodology for the 5nm Technology Node FinFETs**

**SHIVENDRA SINGH PARIHAR [1](HTTPS://ORCID.ORG/0000-0001-7104-2396) (Graduate Student Member, IEEE), AHTISHAM PAMPORI [1](HTTPS://ORCID.ORG/0000-0001-7758-6239) (Member, IEEE), PRAVEEN DWIVEDI<sup>®</sup><sup>[1](HTTPS://ORCID.ORG/0000-0002-3049-0309)</sup> (Senior Member, IEEE), JUN HUANG<sup>2</sup> (Member, IEEE), WEIKE WANG<sup>2</sup>, KIMIHIKO IMURA2, CHENMING HU [3](HTTPS://ORCID.ORG/0000-0003-0836-6296) (Life Fellow, IEEE), AND YOGESH SINGH CHAUHAN [1](HTTPS://ORCID.ORG/0000-0002-3356-8917) (Fellow, IEEE)**

> 1 Nanolab, Department of Electrical Engineering, IIT Kanpur, Kanpur 208016, India 2 MaxLinear Inc., Carlsbad, CA 92008, USA 3 Department of Electrical Engineering and Computer Sciences, University of California at Berkeley, Berkeley, CA 94720, USA

> > CORRESPONDING AUTHOR: S. S. PARIHAR (e-mail: sshiven@iitk.ac.in)

**ABSTRACT** This paper aims to provide insights into the thermal, analog, and RF attributes, as well as a novel modeling methodology, for the FinFET at the industry standard 5nm CMOS technology node. Thermal characterization shows that for a 165K change in temperature, the Sub-threshold Slope (SS) and threshold voltage vary by 69 % and ∼70 mV, respectively. At room temperature, a single gate contacted n-FinFET RF device exhibits a cutoff and maximum oscillation frequency of  $\sim$ 100 GHz and  $\sim$ 170 GHz, respectively. Analog and RF Figures of Merit (FoMs) for 5 nm technology at a device level and their temperature sensitivity are also reported. The industry standard BSIM-CMG model is modified to capture the impact of self-heating (SH) and parasitics. The SH model is based on measured data, and the modeling approach renders it independent of other model parameters. To the authors' knowledge, an iteration free approach to develop a model-card for RF applications is explained for the very first time. Excellent agreement between the measured data and the model indicates that our methodology is accurate and can be used for faster PDK development.

**INDEX TERMS** Characterization, modeling, RF, analog, self-heating, 5nm technology, FinFET.

#### **I. INTRODUCTION**

The rise of the wireless and Radio Frequency (RF) IC performance in the early 1990's has led to affordable mobile communication. Significant strides in device fabrication techniques in the past two decades have been a key enabler for the explosive growth in the semiconductor industry. Sub-28 nm FinFET technologies ushered in the era of mobile SoCs for 3G/4G smartphones, applications such as High Performance Computing (HPC), Artificial Intelligence (AI), cloud computing, 5G communications. These popular applications, in turn, have increased demand for best-in-class logic and RF technologies with high yield and better performance. These applications are the key driving force for the development of the leading 5 nm CMOS technology, which offers the best in terms of PPACT (Power, Performance,

Area, Cost, Time to market) compared to its predecessors [\[1\]](#page-10-0), [\[2\]](#page-10-1), [\[3\]](#page-10-2), [\[4\]](#page-10-3), [\[5\]](#page-10-4).

<span id="page-0-1"></span><span id="page-0-0"></span>The key challenges encountered when designing RF and analog circuits with digital CMOS technology include (a) the limited number of available devices (active and passive), (b) optimization of logic devices for non-digital design, and (c) characterization and modeling of the devices using simple benchmarks (e.g., drive current and device delay). Some of these challenges can be mitigated at the circuit level. Shin et al. presented an LNA operating in the frequency range of 71 GHz to 76 GHz by considering the self-heating effects in the fin as part of the design flow  $[6]$ . However, in general, poor characterization and modeling of devices lead to circuits that cannot achieve the full potential of the underlying technologies. These issues lead to a complex, error-prone, tedious, and iterative design procedure. Poor characterization of devices leads to inaccurate information about device parasitics and the impact of process variation, making it difficult to define the exact achievable output frequency of designed circuits such as oscillators.

A key issue with state-of-the-art technology nodes, given their increasing density, is self-heating in the devices. The heat dissipation capability of transistors decreases significantly as the device architecture changes from planar to 3-D, while current density (and thus Joule heating) increases. These coupled effects lead to acerbating thermal issues in the device channel [\[7\]](#page-10-6), [\[8\]](#page-10-7). The underlying reason for severe selfheating effects in these high-performance devices is higher drive current and fin density– which lead to a higher thermal resistance for the device  $[9]$ ,  $[10]$ ,  $[11]$ ,  $[12]$ .

<span id="page-1-5"></span><span id="page-1-4"></span><span id="page-1-3"></span><span id="page-1-2"></span>There are multiple studies on the RF characteristics of FinFET devices [\[13\]](#page-10-12), [\[14\]](#page-10-13), [\[15\]](#page-10-14), [\[16\]](#page-10-15), [\[17\]](#page-10-16). However, to the authors' knowledge, existing 5 nm FinFET technology literature is limited to the digital aspects of the technology [\[18\]](#page-10-17), [\[19\]](#page-10-18), [\[20\]](#page-10-19), [\[21\]](#page-10-20). An accurate DC and RF model is a critical requirement for the development of RF SoCs for upcoming technologies. In this direction, this work presents an extensive and in-depth characterization of the analog and RF performance of these devices, followed by a thoroughly described model extraction flow (using a modified BSIM-CMG model) for analog and RF applications. Existing literature [\[22\]](#page-10-21), [\[23\]](#page-10-22), [\[24\]](#page-10-23), [\[25\]](#page-10-24), [\[26\]](#page-10-25), [\[27\]](#page-10-26) proposes the extraction of the thermal network after the DC model is extracted, which leads to an iterative approach for the full model development. We propose a step-by-step procedure for model extraction which avoids iterative switching between DC and thermal modeling. The proposed methodology meets the characterization and modeling requirements of all advanced node devices.

<span id="page-1-7"></span><span id="page-1-6"></span>There are multiple approaches reported in the literature based on the physical, equivalent circuit, and black-boxbased models [\[28\]](#page-10-27). This work involves the physics-based modeling approach using the modified BSIM-CMG compact model, and the de-embedded two-port S-parameter data for intrinsic device modeling. Large signal measurement is performed for the complete characterization of an RF transistor, i.e., determining the impact of harmonics and non-linearity. We discuss the experimental setup and the Device Under Test (DUT) in Section [II,](#page-1-0) followed by the characterization tech-niques in Section [III.](#page-2-0) Section [IV](#page-6-0) discusses the modeling flow, including the model validation on large-signal measurements, and we conclude the paper in Section [V.](#page-9-0)

#### <span id="page-1-0"></span>**II. EXPERIMENTAL DETAILS**

## *A. DC AND SMALL SIGNAL MEASUREMENTS*

Two n-FinFET devices (having length  $L_B$  and  $L_A = 1.5L_B$ ), fabricated using an industrial 5 nm FinFET technology, were used for this study. On-wafer measurements were performed using a Cascade Summit 11K Probe Station (Fig. [1\(](#page-1-1)a)). A thermal chuck was used to set the substrate temperature (*T*sub) during the measurements. Bias conditions for the





**FIGURE 1. Experimental Setup: (a) Photograph of Experimental Setup used for two-port RF measurements (b) DUT embedded in Ground-Signal-Ground structure.**

<span id="page-1-8"></span><span id="page-1-1"></span>measurements were set using the Keysight B1500A semiconductor parameter analyzer. We used a low-frequency Keysight ENA E-5071C to perform measurements in the 100 kHz-8.5 GHz frequency range and the Keysight PNA-X N5244A for high-frequency measurements (500 MHz-43.5 GHz). All the instruments were controlled through a PC using a Keysight GPIB interface. Using these two sets of instruments for S-parameter measurements allowed us to increase the characterization accuracy for a wide frequency band. The signal power for both instruments was chosen after carefully investigating the low and high-frequency measurements, ensuring that all the measurements remain in smallsignal regime to avoid non-linearity. Ground-Signal-Ground (GSG) probes were used for both DC and RF measurements (Fig. [1\(](#page-1-1)b)). Short-Open-Load-Through (SOLT) calibration was performed to shift the reference planes from the instrument ports to the probe tips [\[23\]](#page-10-22), [\[24\]](#page-10-23), [\[29\]](#page-10-28). Parasitic elements between the probe tips and DUT were de-embedded using on-wafer open-short de-embedding structures [\[29\]](#page-10-28). A comparison between measured and de-embedded data



<span id="page-2-1"></span>**FIGURE 2. Impact of de-embedding on the measured S-parameters: (a)** *S***11, (b)** *S***22, (c)** *S***12, and (d)** *S***21 for multiple gate biases at**  $V_{DS} = V_{DS,SAT}$ 

shown in Fig. [2](#page-2-1) highlights the impact of the pad and wiring parasitic.

## *B. LOAD-PULL MEASUREMENTS*

An AMCAD passive load-pull measurement system with a Cascade Summit probe station is used for large-signal measurements. The load-pull setup consists of a Maury Microwave Load Tuner (XT982GL01) with a frequency range of 0.6 GHz to 18 GHz, Keysight's Network Analyzer (PNA-X N5244A) configured with the tuner to provide the RF signal and Keysight B1500A which is used to supply the DC bias. A high-power bidirectional coupler at the input and output of DUT separates the incident and the reflected RF signal during load-pull measurements. The PNA-X measures the incident and reflected waves from the source and receiver path and calculates large-signal performance metrics such as transducer gain  $(G_T)$ , power gain  $(G_p)$ , Power Added Efficiency (PAE), gain compression, etc. Measurements are performed with the delivered input signal power swept from –43dBm to –32dBm at a frequency of 2.5 GHz. The bias conditions were set at  $V_{GS} = 0.5$  V and  $V_{DS} = 0.75$  V. To perform the load-pull measurement of the DUT, SOLT and power calibration were performed to remove the impact of wire parasitics on RF signals.

## <span id="page-2-0"></span>**III. CHARACTERIZATION**

The CMOS process is primarily characterized and modeled for digital design. However, a deep understanding of devices can also reduce the large number of iterations involved in RF circuit design. Inaccurate, iterative, and simple modeling of the output resistance (which directly correlates with the matching of transistor impedances) necessitates the



<span id="page-2-2"></span>**FIGURE 3. Characterization and Modeling Flow.**

development of specialized characterization for analog and RF applications. In this paper, we characterize and model the DC and RF performance of production level n-type FinFETs fabricated using the 5 nm technology node. The device characterization will be discussed under three different categories as: Thermal, DC, and RF characterization. Characterization, modeling, and parameter extraction flow adopted in this work is illustrated in Fig. [3.](#page-2-2)

#### *A. THERMAL CHARACTERIZATION*

Thermal characterization is much more pertinent for advanced nodes, given the strong temperature-dependent effects, and has been implemented in two parts in this work. First, we assess the impact of temperature on the device DC and analog Figures of Merit (FoMs), and later, we extract the impact of self-heating on the transistor's RF characteristics.

To evaluate the temperature sensitivity, we measure the DC characteristics at different substrate temperatures (Fig. [4\(](#page-3-0)a) and Fig. [4\(](#page-3-0)b)). The threshold voltage was extracted using the constant current method [\[30\]](#page-10-29). Fig. [4\(](#page-3-0)c) shows  $\sim$ 70 mV reduction in  $V_{TH}$  with a 165 K increase in temperature. Field-effect mobility for charge carriers shown in Fig. [4\(](#page-3-0)d) is extracted at the peak transconductance  $(g_{m, LIN}$  and  $g_{m, SAT}$ ) value using [\[31\]](#page-10-30), [\[32\]](#page-10-31):

<span id="page-2-5"></span><span id="page-2-4"></span><span id="page-2-3"></span>
$$
\mu \cong \frac{g_{\rm m}}{W/L \cdot C_{\rm GG} \cdot V_{\rm DS}}\tag{1}
$$

Carrier mobility (and hence transconductance) varies non-linearly with temperature [\[33\]](#page-10-32). However, for the measured temperature range, this change is almost linear (Fig.  $4(d)$  $4(d)$ ) and includes the impact of series resistance. A better representation is effective mobility, extracted from the current and capacitance characteristics of the transistor operating in



<span id="page-3-0"></span>**FIGURE 4. Thermal Characterization: (a)** *I***DS,LIN (b)** *I***DS,SAT vs.** *V***GS with varying substrate temperature (***T***sub), where,** *V***DS,LIN and** *V***DS,SAT are 0.05 V and 0.75 V, respectively. (c) Threshold Voltage and Sub-threshold Slope vs.** *T***sub. (d) Mobility and Transconductance variation with** *T***sub. (e) Variation of** *I***DS,LIN,** *I***DS,SAT as a function of** *T***sub. (f) Sub-threshold Slope variation with Gate Voltage at different** *T***sub.**

the linear regime using the following expression [\[34\]](#page-10-33):

$$
\mu \cong -\frac{2 \cdot L}{W \cdot C_{GG} \cdot \Delta V_{DS}} \cdot \left[ \frac{1}{r_{o,1}} - \frac{1}{r_{o,2}} \right]
$$
 (2)

where  $W = NF \cdot NFIN \cdot M \cdot (2 \cdot HFIN + TFIN)$  is the total device width,  $L$  is the length of the transistor,  $C_{GG}$  is the gate capacitance per unit area,  $r_{0,1}$  and  $r_{0,2}$  are the output resistances at two small drain voltages  $V_{D1}$  and  $V_{D2}$ , and  $\Delta V_{DS} = V_{D1} - V_{D2}$ . *NF*, *NFIN* and *M* are number of fingers, fins and multiplicity, respectively. Degradation in *g*m,LIN and *g*m,SAT is 38.75% and 20% respectively for a 165K increase in temperature (Fig. [4\(](#page-3-0)d)). An approximately constant slope of mobility in the studied temperature range points that the phonon scattering is a dominant scattering, and the measured devices exhibit a defect-free high-quality oxide-semiconductor interface. The enhanced phonon scattering with an increase in the temperature further results in  $I_{DS, SAT}$  degradation (Fig. [4\(](#page-3-0)e)).

Another important parameter that shows a linear dependence on temperature is the SS (Fig.  $4(c)$  $4(c)$ ). We observed that reducing the temperature by 165K improves the SS by 69% in the measured temperature range (Fig.  $4(f)$  $4(f)$ ). Impact of the  $T_{sub}$  is also observed on the Cut-off frequency  $(f_T)$ and is extracted using  $g_m / 2\pi C_{GG}$  (Fig. [5\(](#page-3-1)a)). Since analog, digital, and RF circuits operate in the kHz to 1 GHz, 1 GHz to 5 GHz, and 2 GHz to 100 GHz range, respectively,



<span id="page-3-1"></span>**FIGURE 5. (a) Variation in Cut-off frequency with increase in** *T***sub at multiple drain biases. (b) Output conductance variation with frequency at**  $V_{DS} = V_{DS, SAT}$ ,  $V_{GS} = 0.8$  V.

<span id="page-3-3"></span>we have characterized the device from DC to 43.5 GHz to observe the impact of SH on digital and RF applications. Variation in the value of *g*<sub>DS</sub> with increasing frequency (Fig. [5\(](#page-3-1)b)) confirms the existence of self-heating in the device [\[12\]](#page-10-11), [\[22\]](#page-10-21), [\[23\]](#page-10-22), [\[24\]](#page-10-23), [\[25\]](#page-10-24), [\[35\]](#page-10-34), [\[36\]](#page-10-35), [\[37\]](#page-10-36), [\[38\]](#page-10-37), [\[39\]](#page-10-38). Difference between the two sets of measurement data (low and high frequency) in overlapping frequency range is the result of different resistance seen by two measuring instruments. We have included the impact of these resistance in our simulation setup to accurately model the intrinsic device behavior.

## <span id="page-3-4"></span>*B. DC CHARACTERIZATION*

<span id="page-3-6"></span><span id="page-3-5"></span><span id="page-3-2"></span>Though advanced models such as BSIM-CMG [\[40\]](#page-10-39), BSIM-BULK [\[41\]](#page-10-40), BSIM-IMG [\[42\]](#page-11-0) have several parameters to accurately mimic the behavior of devices, a significant number of data points are required to accurately model the analog behavior of any technology. For assessing the DC and analog performance of the device, we measured the transfer and output characteristics at multiple drain and gate bias conditions. For assessing the analog performance of the device, metrics like normalized drain current at a constant value of  $g_{\rm m}/I_{\rm DS}$ , intrinsic gain ( $A_V = g_m / g_{DS}$ ), cut-off frequency ( $f_T$ ) and maximum frequency of oscillation ( $f_{MAX}$ ) etc., are taken into consideration. Fig.  $6(a)$  $6(a)$  and (b) provide a picture of  $g_{\rm m}/I_{\rm DS}$  for both weak and strong inversion of the characterized DUT. The temperature dependence of SS and  $\mu$  causes a significant decrease in  $g<sub>m</sub>/I<sub>DS</sub>$  in Fig. [6\(](#page-4-0)b) with increasing temperature at lower current densities than at higher current densities. Reduction in temperature can lead to improved performance for both baseband/low-frequency (where higher gain and accuracy are key requirements) and high-frequency (where higher cut-off frequencies are needed). The *g*m-*A*<sup>V</sup> characteristic plays a crucial role in choosing the device geometry and bias conditions. It reveals that for a higher *g*<sup>m</sup> and constant high gain, one needs to bias the transistor in strong inversion and  $V_{DS} \geq 0.3$  V (Fig. [6\(](#page-4-0)c)). Variation of  $g_m$  vs.  $A_V$  with increasing temperature (Fig.  $6(d)$  $6(d)$ ) shows that a high value of this metric can be obtained at lower temperatures. Fig.  $6(c)$  $6(c)$  and Fig.  $6(d)$  can help in determining the optimum bias and temperature range for target applications.



<span id="page-4-0"></span>**FIGURE 6. These analog metrics are insensitive to L, W, and number of fins:** (a)  $g_m/I_{DS}$  vs. drain current at room temperature. (b)  $g_m/I_{DS}$  as a **function of drain current for different temperature at**  $V_{DS} = V_{DS,SAT}$ **. (c)** *g***m -** *A***V metric for multiple drain biases at room temperature having** *V*<sub>GS</sub> = 0.15 *V*, 0.35 *V*, 0.55 *V* and 0.75 *V*. (d) Impact of temperature on  $g_m$  **-**  $A_V$  metric at  $V_{DS}$  =  $V_{DS, SAT}$ .

#### *C. RF CHARACTERIZATION*

As all the analog/RF FoMs vary with frequency, performance metrics completely based on DC data are inadequate. For example, in Fig. [7\(](#page-4-1)a)  $g<sub>m</sub>$  shows almost no variations with frequency up to 43.5 GHz, while  $A_V$  decreases significantly with increase in frequency (Fig.  $7(b)$  $7(b)$ ). This decrease can be attributed to the change in  $g_{DS}$  (Fig. [7\(](#page-4-1)c)) due to the impact of self-heating, gate and substrate parasitics [\[12\]](#page-10-11), [\[22\]](#page-10-21), [\[23\]](#page-10-22), [\[24\]](#page-10-23), [\[25\]](#page-10-24). To overcome the inaccuracy due to these effects in performance estimation, wide-band characterization is necessary. Device parameters such as mobility  $(\mu)$ , threshold voltage ( $V_{TH}$ ) etc., can also be extracted using the high frequency data [\[43\]](#page-11-1). In advanced node devices, SH can be observed between DC to a few GHz due to the short thermal time constant resulting from shrinking device size. SH is characterized based on current and output impedance vs. frequency characteristics. An in-depth discussion of SH modeling is provided in Section [IV-A.](#page-6-1) The frequency at which the impact of SH becomes negligible is known as iso-thermal frequency (*f*iso), and depends on various factors, including device geometry and operating temperature. Variations in Y-parameters above the *f*iso are caused by parasitic components present at the gate and substrate and by non-quasi static effects. Figs.  $8(a)$  $8(a)$  and  $8(b)$  present the twoport equivalent circuit for Y-parameters looking in from the gate and drain terminals. It can be observed that the total gate terminal capacitance is a combination of parasitic and intrinsic capacitances. Extraction of all terminal capacitances looking into the gate and drain terminal from de-embedded Y-parameters has been performed using the expressions given in [\(3\)](#page-4-2) [\[22\]](#page-10-21), [\[23\]](#page-10-22), [\[24\]](#page-10-23), [\[38\]](#page-10-37), [\[44\]](#page-11-2).

<span id="page-4-4"></span><span id="page-4-2"></span>
$$
C_{GG} \approx \frac{Imag(Y_{GG})}{2\pi f}
$$



<span id="page-4-1"></span>**FIGURE 7. RF Performance: (a)** *g***m vs. frequency extracted using |***Y***DG–***Y***GD|. (b) Variation of intrinsic gain with frequency. (c) Frequency** dependence of  $g_{DS}$ . (d) Real part of  $H_{GG}$  vs. frequency.

$$
C_{\rm DD} \approx \frac{Imag(Y_{\rm DD})}{2\pi f}
$$
  
\n
$$
C_{\rm GSB} \approx \frac{Imag(Y_{\rm GG}) + Imag(Y_{\rm GD})}{2\pi f}
$$
  
\n
$$
C_{\rm GD} \approx \frac{-Imag(Y_{\rm GD})}{2\pi f}
$$
 (3)

where  $Y_{GG}$ ,  $Y_{DD}$ , and  $Y_{GD}$  are the admittances seen from the transistor's gate terminal (port 1), drain terminal (port 2) and gate-to-drain terminal, respectively. These Y-parameters were obtained from the de-embedded two-port S-parameters of the transistor. A detailed model parameter extraction procedure for accurate modeling of these capacitances is discussed in Table [1.](#page-5-0)

<span id="page-4-3"></span>The extracted value of  $R_{GG}$  (Fig. [7\(](#page-4-1)d)) is not the DC gate resistance, as it gets influenced by capacitances looking into the gate, acting in conjunction with source, channel, drain and substrate resistances, etc. Total resistance looking into the gate terminal is extracted from Y-parameters as:

$$
R_{GG} \approx \frac{Real(Y_{GG})}{Imag(Y_{GG})^2} \approx Real(H_{GG})
$$
 (4)

In the sub-threshold regime,  $R_{GG}$  vs.  $V_{GS}$  characteristics are dominated by the effective substrate resistance in series with the gate-to-body capacitance  $(C_{GB})$  (Fig. [8\(](#page-6-2)a)). In the strong inversion, it is predominantly influenced by the physical gate electrode resistance. After evaluating the terminal characteristics, the RF performance of the FinFET is assessed using RF FoMs viz. intrinsic current gain  $(A_I = |H_{21}|)$ , unity gain frequency  $(f_T)$ , power gain  $(U)$ , and a maximum frequency of oscillations ( $f_{MAX}$ ), etc. Current gain  $|H_{21}|$  is used to extract  $f_{\text{T}}$  while  $f_{\text{MAX}}$  is evaluated using the unilateral power gain (*U*) (Fig. [9\(](#page-6-3)a)-(d)). *U* extracted from the Y-parameter data using the formula specified in  $[38]$  for  $V_{DS} = V_{DD}$  (vdd) and  $V_{DS} = V_{DS, LIN}$  is plotted in Figs. [9\(](#page-6-3)b) and 9(d) respectively.



<span id="page-5-0"></span>

The  $f_{MAX}$  is defined as the frequency at which extrapolated value of *U* equals unity.

The extracted value of  $f<sub>T</sub>$  in the strong inversion regime will be smaller than in moderate inversion, with the latter being the region where devices are biased for most RF applications. Hence, keeping typical applications in mind,  $f<sub>T</sub>$  is extracted from the moderate to strong inversion regimes, as shown in Figs. [9\(](#page-6-3)a) and 9(c)  $[45]$ ,  $[46]$ .  $|H_{21}|$  starts saturating after a certain frequency, primarily in the weak <span id="page-5-1"></span>inversion regime at lower  $V_{DS}$  values (Fig. [9\(](#page-6-3)c)). While we can still use the  $g_m / 2\pi C_{GG}$  approximation to extract  $f_T$  after the cut-off frequency, linear extrapolation of non-saturated  $|H_{21}|$  is used to extract the  $f_T$  here. The  $f_T$  with respect to normalized drain current is plotted in Fig. [9\(](#page-6-3)e). The *g*<sup>m</sup> increases with increasing  $V_{\text{GS}}$  (current density) and then starts decreasing at higher current densities. On the other hand, gate capacitance increases with increasing  $V_{GS}$  (current density) and saturates at high current density, making



<span id="page-6-2"></span>**FIGURE 8. Equivalent Networks: (a) for calculating**  $Y_{GG}$ **. (b) for calculating**  $Y_{DD}$ 



<span id="page-6-3"></span>**FIGURE 9. RF FoMs: (a) Current Gain (***H***21) vs. Frequency for multiple gate** bias conditions at  $V_{DS} = V_{DS,SAT}$ . (b) Power gain (*U*) variation with frequency for multiple gate voltage at  $V_{DS} = V_{DS, SAT}$ . (c) Variation of **Current Gain with frequency for increasing gate voltage values at low**  $V_{DS}$ **value. (d) Power gain variation with frequency for multiple gate voltage at**  $V_{DS} = V_{DS,LIN}$ . (e)  $f_T$  and  $f_{MAX}$  vs. normalized drain current at  $V_{DS}$  =  $V_{DS, SAT}$ . (f) *FOMRF* vs. normalized drain current at  $V_{DS} = V_{DS, SAT}$ .

*f*<sub>T</sub> reach a maximum value and decrease after that, as shown in Fig. [9\(](#page-6-3)e). To optimize the operating point based on the trade-off between current efficiency and  $f<sub>T</sub>$ , another RF FoM  $((g_m/I_{DS}) * f_T)$  vs. normalized current is illustrated in Fig.  $9(f)$  $9(f)$ . This metric degrades at a lower current than  $f<sub>T</sub>$ because both  $f_{\rm T}$  and  $g_{\rm m}/I_{\rm DS}$  degrade with increasing  $I_{\rm DS}$  at high  $I_{DS}$ .

# <span id="page-6-0"></span>**IV. PARAMETER EXTRACTION PROCEDURE AND MODEL VALIDATION**

Based on the characterized data, we have developed and extracted a model valid from DC to 43.5 GHz. As thermal network for SH modeling can be extracted based on

![](_page_6_Figure_10.jpeg)

<span id="page-6-4"></span>**FIGURE 10. (a) Extracted fourth order network thermal time constants. (b) Comparison of iso-thermal frequency for different FinFET technology nodes.**

![](_page_6_Figure_12.jpeg)

<span id="page-6-5"></span>**FIGURE 11. The 4***th* **order thermal network for SH modeling over a wide frequency spectrum.**

measurement data only. To avoid the iterations between DC, thermal, and RF model extraction, we have proposed that impact of SH should be extracted before extraction of the DC and RF model.

## <span id="page-6-1"></span>*A. THERMAL EFFECTS MODELING*

<span id="page-6-6"></span>In advanced technology nodes, reduction in transistor size and increased multi-fin density leads to a steep increase in the thermal resistance  $(R<sub>TH</sub>)$ , which determines the degree of self-heating  $(\Delta T = R_{\text{TH}} * P)$  in the device. At the same time, a reduction in volume causes an even greater decrease in the thermal capacitance  $(C<sub>TH</sub>)$ , which leads to a reduced thermal time constant *R*TH∗ *C*TH (Fig. [10\(](#page-6-4)a)). A reduced thermal time constant leads to significant SH effects even at very high frequencies, i.e., higher *f*iso (Fig. [10\(](#page-6-4)b)). A single-order thermal network (cell with a parallel combination of single  $R_{TH}$  and  $C_{TH}$ ) cannot capture the thermal contribution over this large frequency range and necessitates using a higher-order thermal network, which connects multiple single-order thermal networks in series (Fig. [11\(](#page-6-5)b)). In this work, *f*iso is determined to be 5 GHz from the plateau observed in output capacitance  $(C_{DD})$  and transcapacitance  $(C_{DG})$  (Figs. [12\(](#page-7-0)a)-(b)). The extracted value of  $f_{iso}$  shows that for accurate RF modeling, SH effects must be evaluated over a wider frequency range than in older technology nodes (Fig.  $10(b)$  $10(b)$ ) [\[47\]](#page-11-5). Figs.  $13(a)$  $13(a)$ -(b) illustrate the dependence of output conductance degradation on self-heating and parasitics ( $\Delta g_{DS,SH}$ ,  $\Delta g_{DS,P}$ , and  $\Delta g_{DS}$ ) with varying gate bias (where  $\Delta g_{DS,SH}$  is the difference between the output conductance at  $f_{\text{iso}}$  ( $g_{DS,iso}$ ) and at low frequency ( $g_{DS}(100 \text{ kHz})$ )). Since at lower gate voltages, the amount of current flowing inside the channel and power dissipated is very low, the degradation in  $g_{DS}$  due to SH is very low and increases

![](_page_7_Figure_2.jpeg)

<span id="page-7-0"></span>**FIGURE 12. Thermal Network Extraction: Variation of capacitances vs. frequency (a)**  $C_{DD}$  and (b)  $C_{DG}$  for different gate biases at  $V_{DS} = V_{DS,SAT}$ .

![](_page_7_Figure_4.jpeg)

<span id="page-7-1"></span>FIGURE 13. (a) Variation of amplitude transition in  $g_{DS}$  with varying gate **bias at constant**  $V_{DS}$  **values due to: (i) Gate and Substrate parasitics, (ii) SH, (b)**  $g_{DS}$  degradation over the measured frequency at multiple drain *v***oltages due to SH and parasitics. Where ∆** $\boldsymbol{g_{DS,P}} = \boldsymbol{g_{DS}(f)}$ **(43.5 GHz) −**  $\bm{g_{DS,iso}}$ ,  $\Delta \bm{g_{DS,SH}} = \bm{g_{DS,iso}} - \bm{g_{DS}(100\ kHz)}$  and  $\Delta \bm{g_{DS}(f)} = \bm{g_{DS}(43.5\ GHz)}$ **−** *g***DS(100** *kHz***).**

with increasing gate voltage. The  $\Delta g_{DS,P} = g_{DS}(43.5 \text{ GHz})$  – *gDS*,*iso* shown in Fig. [13\(](#page-7-1)a) describes the impact of gate and substrate parasitics at constant  $V_{DS}$  values with varying  $V_{GS}$ . The impact of parasitics on  $\Delta g_{DS}$  increases with increasing  $V_{GS}$  and reduces in the saturation regime. However,  $\Delta g_{DS}$ (Fig. [13\(](#page-7-1)b)) reduces with increasing drain voltages at a fixed gate voltage, which is due to the stronger dependence of *g*DS on parasitics compared to the variation in *g*DS due to SH. The minor difference between the measured and model results can be attributed to the noisy behavior of measured data with frequency. However, trends of simulation results from the extracted model are in good agreement with silicon data. Variation of  $\Delta g_{DS}$  due to both SH and gate and substrate parasitics with increasing gate bias is presented in Fig. [13\(](#page-7-1)b). Figs. [7\(](#page-4-1)a) and (c) show that SH related variation in  $g_{DS}$  is higher than  $g_m$ . As the intrinsic gain of the transistor shown in Figs.  $6(c)$  $6(c)$ -(d) is inversely related to  $g_{DS}$ , study of these variations in  $\Delta g_{DS,SH}$ ,  $\Delta g_{DS,P}$  and  $\Delta g_{DS}$  with varying bias voltages becomes more important for analog and RF amplifier designs.

Hence, prior to the DC and RF modeling of devices, model parameters related to the thermal network (Fig. [11\)](#page-6-5) are extracted using the measured DC and RF data. The output conductance  $(g_{DS})$  curve (Fig. [7\(](#page-4-1)c)) shows an increase with increasing frequency. Transitions in  $g_{DS}(f)$  can be attributed to various physical phenomena like SH, gate, and substraterelated effects. Reduction of the channel length makes it difficult to separate the impact of SH and parasitics on the *g*<sub>DS</sub>(f) curve. Therefore, for the extraction of SH-related parameters, we analyze the total drain capacitance  $(C_{DD}(f))$ 

![](_page_7_Figure_9.jpeg)

<span id="page-7-2"></span>**FIGURE 14. DC Transfer Characteristics: (a) Log(** $I_{DS}$ **) –** $V_{GS}$ **. (b)**  $I_{DS}$  **–**  $V_{GS}$ **. (c)** *g***<sup>m</sup> −** *V***GS. (d)** *IG* **–** *V***GS.**

and drain-to-gate capacitance  $(C_{DG}(f))$  characteristics apart from the *g*<sub>DS</sub>(f) curves, plotted in Fig. [12,](#page-7-0) as they depict several orders of change with frequency [\[24\]](#page-10-23), [\[25\]](#page-10-24), [\[36\]](#page-10-35), [\[39\]](#page-10-38). Complex thermal impedance values can be evaluated from the measured data using the relation:

$$
\frac{Z_{TH}}{Y_{DD} - Y_{DD}^{iso}} = \left[\frac{dI_{DS}}{dT}\left(I_{DS} + V_{DS} \cdot Y_{DD}^{iso}\right)\right]^{-1} \tag{5}
$$

where,  $Z_{TH}$  is a complex thermal impedance of the 4<sup>th</sup> order thermal network,  $Y_{DD}$ <sup>*iso*</sup> is the iso-thermal value of the output admittance and  $dI_{DS}/dT$  represents the temperature sensitivity of the output current. For accurate thermal modeling, parameters of a 4*th* order thermal network are extracted by self-consistently fitting the  $g_{DS}(f)$ ,  $C_{DD}(f)$ ,  $C_{DG}(f)$  and *Im*( $Z_{TH}$ ) curves up to and beyond the iso-thermal frequency. To ensure the robustness of the extracted thermal model, we have presented the self-consistent fitting results from our SH network for different biases in Figs.  $7(c)$  $7(c)$  and  $12(a)-(b)$  $12(a)-(b)$ .

#### *B. DC MODELING*

<span id="page-7-3"></span>The extracted values of the 4*th* order thermal network parameters are used to incorporate the impact of SH in DC characteristics. Process parameters values, i.e., Effective Oxide Thickness (EOT), flat-band voltage, overlap capacitance, fringing capacitance, etc., are extracted from the total gate capacitance  $(C_{GG})$  vs. gate voltage  $(V_{GS})$  characteristics (Fig.  $17(a)$  $17(a)$ ), evaluated using Y-parameters at a frequency of 500 MHz. Parameters related to trap density, DIBL, SS etc. are extracted from transfer characteristics  $(I_{DS} - V_{GS})$  at several drain voltages ( $V_{DS}$ ) on a semi-log scale as shown in Fig. [14\(](#page-7-2)a). Parameters related to physical effects, i.e., mobility degradation, series resistance, high field degradation, etc., are extracted from transfer characteristics in the linear region (Fig.  $14(b)$  $14(b)$ ) [\[48\]](#page-11-6), [\[49\]](#page-11-7). The impact of velocity saturation, channel length modulation, etc., is modeled using the transfer characteristics in the

![](_page_8_Figure_2.jpeg)

<span id="page-8-1"></span>**FIGURE 15.** Output Characteristics: (a)  $I_{DS}$  vs.  $V_{DS}$ . (b) Log ( $g_{DS}$ ) vs.  $V_{DS}$ . (c)  $R_{\text{out}}$  vs.  $V_{\text{DS}}$ . (d)  $I_G$  vs. $V_{\text{DS}}$ .

![](_page_8_Figure_4.jpeg)

<span id="page-8-2"></span>**FIGURE 16. Higher Order Derivatives of DC current: (a)** *g***m- -** *V***GS. (b)** *g***m-- -** *V***GS. (c)** *g***DS- -** *V***DS. (d)** *g***DS-- -** *V***DS.**

saturation region, as well as the output characteristics, as shown in Figs.  $14(b)$  $14(b)$  and  $15(a)$  $15(a)$  respectively. For a more accurate model, we refine the parameters related to DIBL by fitting the drain current in the log scale (Fig.  $14(a)$  $14(a)$ ) at multiple  $V_{DS}$ , as well as the  $g_{DS}$  (Fig. [15\(](#page-8-1)b)) curves at lower gate voltages simultaneously. The extracted model results in a good fit between the model and measured data for transconductance, output resistance, and gate current (Figs.  $14(c)$  $14(c)$ -(d),  $15(c)$  $15(c)$ -(d)). Harmonic distortion (HD) characteristics get affected by higher-order derivatives, which necessitates the accurate modeling of higher-order current derivatives. An excellent fit with measured data for highest order derivatives is presented in Fig. [16.](#page-8-2) After extracting the entire charge-based DC model, we have extracted the impact of quantum confinement by observing various capacitances, i.e.,  $C_{GG}$ ,  $C_{GSB} = C_{GS} + C_{GB}$ ,  $C_{GD}$  etc. at zero drain voltage (Figs. [17\(](#page-8-0)a)-(c)). Junction capacitance values are extracted

![](_page_8_Figure_7.jpeg)

<span id="page-8-0"></span>**FIGURE 17.** Terminal Capacitances: (a)  $C_{GG}$  vs.  $V_{GS}$ . (b)  $C_{GSB}$  vs.  $V_{GS}$ . **(c)** *C***GD vs.** *V***GS. (d) Variation in** *C***GG,** *C***GSB, and** *C***GD with frequency in strong inversion at**  $V_{DS} = 0$  **V.** 

using Y-parameters as:  $C_{id} = \text{Im}(Y_{DD} + Y_{GD}) / 2\pi f$ . Since the OFF state is mainly dominated by junction capacitance, we choose an off-state bias condition to extract the junction capacitance.

#### *C. RF MODELING*

<span id="page-8-3"></span>For high-frequency modeling, capacitance vs. frequency curves are used to verify the extracted parasitic capacitance values (Fig.  $17(d)$  $17(d)$ ). Junction capacitance also plays an important role in model extraction at higher frequencies. The influence of junction capacitance and gate resistance at higher frequencies can be observed in the C<sub>DD</sub>(f) and  $C_{DG}(f)$  characteristics. Good match between the model and measured data for  $C_{DD}(f)$  and  $C_{DG}(f)$  is possible because of the SH, junction capacitance, and gate resistance models (Fig.  $12(c)$  $12(c)$ ). This further accentuates the necessity to accurately extract the gate resistance and junction capacitances. At very high frequencies, most of the capacitances related to the gate network allow the signal to flow from the gate to the channel, making the physical gate electrode resistance the dominant component in strong inversion. In the ON state of the transistor, applied RF signal at gate terminal sees the inversion charge layer below the oxide and flows from gate towards source and drain terminal. Hence, the real components of the input and output impedances get influenced by the physical gate resistance (*RG*,*eltd*), which represents the distributed resistance of the gate material over the channel [\[50\]](#page-11-8). Increase in  $g_{DS}(f)$  above the iso-thermal frequency is modeled using gate resistance as shown in Fig.  $7(c)$  $7(c)$ . The physical gate electrode resistance value is extracted from the total resistance looking into the gate terminal  $(R_{GG}(f) = Re(H_{GG}(f)))$  and output impedance curve in strong inversion (Figs.  $7(c)-(d)$  $7(c)-(d)$ ). In the OFF state of the transistor (corresponding to the absence of the inversion charge layer), the applied RF signal at the gate terminal travels directly from the gate toward the substrate

![](_page_9_Figure_2.jpeg)

<span id="page-9-1"></span>**FIGURE 18. S-parameter validation of device A for frequency range of 500 MHz to 43.5 GHz: measured and modeled (a)** *S***11, (b)** *S***22, (c)** *S***12, and** (d)  $S_{21}$  for multiple gate biases at  $V_{DS} = V_{DS, SAT}$ . (e)  $S_{21}$  and (f)  $S_{22}$  for  $V_{DS}$  = 0.3 V and 0.55 V at multiple gate voltages.

terminal. At higher frequencies, the junction impedance reduces significantly and couples the applied RF signal at the drain terminal to the bulk terminal via a series connection of drain resistance, drain-to-body junction capacitance, and substrate resistance as shown in Fig. [8\(](#page-6-2)b) [\[23\]](#page-10-22), [\[50\]](#page-11-8). Hence, the influence of the substrate network can be observed in the off-state by looking at  $g_{DS}(f)$ ,  $R_{GG}(V_{GS})$  plots [\[37\]](#page-10-36), [\[44\]](#page-11-2). The effective value of the substrate resistance looking into the drain terminal can be calculated using the following relation [\[50\]](#page-11-8):

$$
R_{sub,d} = \frac{Re(Y_{\rm DD}) - g_{\rm DS} - \omega^2 \cdot C_{\rm GD} \cdot C_{\rm DG} \cdot Re(H_{\rm GG})}{[Im(Y_{\rm DD})]^2} \tag{6}
$$

For the final validation of the modeling strategy and extracted model, measured and modeled S-parameters for two different gate length devices (labeled Device A and Device B) are presented in Fig. [18](#page-9-1) and [19,](#page-9-2) while the large signal measurement and simulation results of device-A are given in Fig. [20.](#page-9-3) A good correlation between simulated and measured data shown for both the weak and strong inversion regimes confirms the accuracy of the extracted model.

![](_page_9_Figure_8.jpeg)

<span id="page-9-2"></span>**FIGURE 19. S-parameter validation of device B for frequency range of 500 MHz to 43.5 GHz: (a)** *S***11, (b)** *S***22, (c)** *S***12, and (d)** *S***<sup>21</sup> for** *V***DS = 0.75 V with varying gate voltages.**

![](_page_9_Figure_10.jpeg)

<span id="page-9-3"></span>**FIGURE 20. Large signal modeling validation of device A: measured and simulated output power (***Pout***), power gain and Power Added Efficiency (PAE) variation with delivered input power (***Pin,del***) at f = 2.5 GHz,**  $V_{GS} = 0.5$  V and  $V_{DS} = 0.55$  V.

## <span id="page-9-0"></span>**V. CONCLUSION**

Characterization, modeling, and model parameter extraction of the state-of-the-art 5 nm FinFETs are presented. A meticulously phased procedure for the extraction of a complete DC and RF model is presented for wide ranges of temperature, bias, and frequencies. SH extraction methodology based on a 4*th* order thermal network is used for DC and RF modeling. The presented approach leads to a simplified flow for accurate extraction of the model and for Process Development Kit (PDK) development. The impact of self-heating is observed up to 5 GHz, which can affect the performance of the digital, analog, and RF circuits.

#### <span id="page-10-0"></span>**REFERENCES**

- [\[1\]](#page-0-0) S.-Y. Wu et al., "A 7nm CMOS platform technology featuring 4*th* generation FinFET transistors with a  $0.027$ um<sup>2</sup> high density 6-T SRAM cell for mobile SoC applications," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, 2016, p. 2.
- <span id="page-10-1"></span>[\[2\]](#page-0-0) T. Hiramoto, "Five nanometre CMOS technology," *Nat. Electron.*, vol. 2, pp. 557–558, Dec. 2019. [Online]. Available: https://doi.org/ 10.1038/s41928-019-0343-x
- <span id="page-10-2"></span>[\[3\]](#page-0-0) J. Ryckaert et al., "Enabling sub-5nm CMOS technology scaling thinner and taller!" in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, 2019, p. 29.
- <span id="page-10-3"></span>[\[4\]](#page-0-0) V. Moroz et al., "Power-performance-area engineering of 5nm nanowire library cells," in *Proc. Int. Conf. Simulat. Semicond. Processes Devices (SISPAD)*, 2015, pp. 433–436.
- <span id="page-10-4"></span>[\[5\]](#page-0-0) B. Choi et al., "Super low-power advanced 5nm extended platform technology for extreme low voltage applications," in *Proc. Symp. VLSI Technol.*, 2021, pp. 1–2.
- <span id="page-10-5"></span>[\[6\]](#page-0-1) W. Shin, S. Callender, S. Pellerano, and C. Hull, "A compact 75 GHz LNA with 20 dB gain and 4 dB noise figure in 22nm FinFET CMOS technology," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. (RFIC)*, 2018, pp. 284–287.
- <span id="page-10-6"></span>[\[7\]](#page-1-2) J.-P. Colinge et al., "Temperature effects on trigate SOI MOSFETs," *IEEE Electron Device Lett.*, vol. 27, no. 3, pp. 172–174, Mar. 2006.
- <span id="page-10-7"></span>[\[8\]](#page-1-2) B. Mereu, C. Rossel, E. P. Gusev, and M. Yang, "The role of Si orientation and temperature on the carrier mobility in metal oxide semiconductor field-effect transistors with ultrathin  $HfO<sub>2</sub>$  gate dielectrics," *J. Appl. Phys.*, vol. 100, no. 1, 2006, Art. no. 14504. [Online]. Available: https://doi.org/10.1063/1.2210627
- <span id="page-10-8"></span>[\[9\]](#page-1-3) R. Wang et al., "Experimental study on quasi-ballistic transport in silicon nanowire transistors and the impact of self-heating effects," in *Proc. IEEE Int. Electron Devices Meeting*, 2008, pp. 1–4.
- <span id="page-10-9"></span>[\[10\]](#page-1-3) R. Cheng et al., "Investigation of self-heating effect on ballistic transport characterization for Si FinFETs featuring ultrafast pulsed IV technique," *IEEE Trans. Electron Devices*, vol. 64, no. 3, pp. 909–915, Mar. 2017.
- <span id="page-10-10"></span>[\[11\]](#page-1-3) E. Bury et al., "Characterization of self-heating in high-mobility ge FinFET pMOS devices," in *Proc. Symp. VLSI Technol. (VLSI Technol.)*, 2015, pp. T60–T61.
- <span id="page-10-11"></span>[\[12\]](#page-1-3) S. Makovejev, S. Olsen, and J.-P. Raskin, "RF extraction of selfheating effects in FinFETs," *IEEE Trans. Electron Devices*, vol. 58, no. 10, pp. 3335–3341, Oct. 2011.
- <span id="page-10-12"></span>[\[13\]](#page-1-4) V. Subramanian et al., "Identifying the bottlenecks to the RF performance of FinFETs," in *Proc. 23rd Int. Conf. VLSI Design*, 2010, pp. 111–116.
- <span id="page-10-13"></span>[\[14\]](#page-1-4) D. Lederer et al., "Dependence of finFET RF performance on fin width," in *Dig. Papers. Topical Meeting Silicon Monolithic Integr. Circuits RF Syst.*, 2006, p. 4.
- <span id="page-10-14"></span>[\[15\]](#page-1-4) P. Wambacq et al., "The potential of FinFETs for analog and RF circuit applications," *IEEE Trans. Circuits Syst. I, Reg. Papers*, vol. 54, no. 11, pp. 2541–2551, Nov. 2007.
- <span id="page-10-15"></span>[\[16\]](#page-1-4) B. Sell et al., "22FFL: A high performance and ultra low power FinFET technology for mobile and RF applications," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, 2017, p. 29.
- <span id="page-10-16"></span>[\[17\]](#page-1-4) C.-W. Sohn et al., "Device design guidelines for nanoscale FinFETs in RF/analog applications," *IEEE Electron Device Lett.*, vol. 33, no. 9, pp. 1234–1236, Sep. 2012.
- <span id="page-10-17"></span>[\[18\]](#page-1-5) J. Liu et al., "A reliability enhanced 5nm CMOS technology featuring 5th generation FinFET with fully-developed EUV and high mobility channel for mobile SoC and high performance computing application, in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, 2020, p. 9.
- <span id="page-10-18"></span>[\[19\]](#page-1-5) J. Chang et al., "15.1 a 5nm 135Mb SRAM in EUV and high-mobilitychannel FinFET technology with metal coupling and charge-sharing write-assist circuitry schemes for high-density and low-VMIN applications," in *Proc. IEEE Int. Solid- State Circuits Conf. (ISSCC)*, 2020, pp. 238–240.
- <span id="page-10-19"></span>[\[20\]](#page-1-5) S. Sakhare et al., "Enablement of STT-MRAM as last level cache for the high performance computing domain at the 5nm node," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, 2018, p. 18.
- <span id="page-10-20"></span>[\[21\]](#page-1-5) T. Huynh-Bao, S. Sakhare, J. Ryckaert, A. Spessot, D. Verkest, and A. Mocuta, "SRAM designs for 5nm node and beyond: Opportunities and challenges," in *Proc. IEEE Int. Conf. IC Design Technol. (ICICDT)*, 2017, pp. 1–4.
- <span id="page-10-21"></span>[\[22\]](#page-1-6) P. Kushwaha, S. Khandelwal, J. P. Duarte, C. Hu, and Y. S. Chauhan, "RF modeling of FDSOI transistors using industry standard BSIM-IMG model," *IEEE Trans. Microw. Theory Techn.*, vol. 64, no. 6, pp. 1745–1751, Jun. 2016.
- <span id="page-10-22"></span>[\[23\]](#page-1-6) P. Kushwaha et al., "Modeling of advanced RF bulk FinFETs," *IEEE Electron Device Lett.*, vol. 39, no. 6, pp. 791–794, Jun. 2018.
- <span id="page-10-23"></span>[\[24\]](#page-1-6) R. Singh, K. Aditya, A. Veloso, B. Parvais, and A. Dixit, "Experimental evaluation of self-heating and analog/RF FOM in GAA-Nanowire FETs," *IEEE Trans. Electron Devices*, vol. 66, no. 8, pp. 3279–3285, Aug. 2019.
- <span id="page-10-24"></span>[\[25\]](#page-1-6) R. Singh et al., "Evaluation of 10-nm bulk FinFET RF performance— Conventional versus NC-FinFET," *IEEE Electron Device Lett.*, vol. 39, no. 8, pp. 1246–1249, Aug. 2018.
- <span id="page-10-25"></span>[\[26\]](#page-1-6) S. S. Parihar, C. Jha, R. Singh, R. Gurjar, and A. Dixit, "Characterization and global parameter extraction of bulk MOSFETs using BSIM-BULK model," in *Proc. 5th IEEE Uttar Pradesh Sect. Int. Conf. Elect. Electron. Comput. Eng. (UPCON)*, 2018, pp. 1–6.
- <span id="page-10-26"></span>[\[27\]](#page-1-6) P. Kushwaha et al., "Thermal resistance modeling in FDSOI transistors with industry standard model BSIM-IMG," *Microelectron. J.*, vol. 56, pp. 171–176, Oct. 2016. [Online]. Available: https://www. sciencedirect.com/science/article/pii/S0026269216303214
- <span id="page-10-27"></span>[\[28\]](#page-1-7) G. Crupi, D. M.-P. Schreurs, J.-P. Raskin, and A. Caddemi, "A comprehensive review on microwave FinFET modeling for progressing beyond the state of art," *Solid-State Electron.*, vol. 80, pp. 81–95, Feb. 2013. [Online]. Available: https://www.sciencedirect.com/science/ article/pii/S0038110112003395
- <span id="page-10-28"></span>[\[29\]](#page-1-8) M. J. Deen and T. A. Fjeldly, *CMOS RF Modeling, Characterization and Applications*. Singapore: World Sci., 2002. [Online]. Available: https://www.worldscientific.com/doi/abs/10.1142/4921
- <span id="page-10-29"></span>[\[30\]](#page-2-3) M. Tsuno, M. Suga, M. Tanaka, K. Shibahara, M. Miura-Mattausch, and M. Hirose, "Physically-based threshold voltage determination for MOSFET's of all gate lengths," *IEEE Trans. Electron Devices*, vol. 46, no. 7, pp. 1429–1434, Jul. 1999.
- <span id="page-10-30"></span>[\[31\]](#page-2-4) V. K. Reddi, "Majority carrier surface mobilities in thermally oxidized silicon," *IEEE Trans. Electron Devices*, vol. 15, no. 3, pp. 151–160, Mar. 1968.
- <span id="page-10-31"></span>[\[32\]](#page-2-4) S. Sun and J. Plummer, "Electron mobility in inversion and accumulation layers on thermally Oxidized silicon surfaces," *IEEE J. Solid-State Circuits*, vol. 15, no. 4, pp. 562–573, Aug. 1980.
- <span id="page-10-32"></span>[\[33\]](#page-2-5) E. A. Gutiérrez-D, M. J. Deen, and C. Claeys, Eds., *Low Temperature Electronics: Physics, Devices, Circuits, and Applications*. San Diego, CA, USA: Academic Press, 2001. [Online]. Available: https://www. sciencedirect.com/book/9780123106759/low-temperature-electronics
- <span id="page-10-33"></span>[\[34\]](#page-3-2) F. Jazaeri, A. Pezzotta, and C. Enz, "Free carrier mobility extraction in FETs," *IEEE Trans. Electron Devices*, vol. 64, no. 12, pp. 5279–5283, Dec. 2017.
- <span id="page-10-34"></span>[\[35\]](#page-3-3) M. A. Karim et al., "Extraction of isothermal condition and thermal network in UTBB SOI MOSFETs," *IEEE Electron Device Lett.*, vol. 33, no. 9, pp. 1306–1308, Sep. 2012.
- <span id="page-10-35"></span>[\[36\]](#page-3-3) A. Scholten et al., "Experimental assessment of self-heating in SOI FinFETs," in *Proc. IEEE Int. Electron Devices Meeting (IEDM)*, 2009, pp. 1–4.
- <span id="page-10-36"></span>[\[37\]](#page-3-3) S. Makovejev et al., "Impact of self-heating and substrate effects on small-signal output conductance in UTBB SOI MOSFETs," *Solid-State Electron.*, vol. 71, pp. 93–100, May 2012. [Online]. Available: https://www.sciencedirect.com/science/article/pii/ S003811011100390X
- <span id="page-10-37"></span>[\[38\]](#page-3-3) M.-A. Chalkiadaki and C. Enz, "Accurate RF modeling of nanoscale MOSFET using BSIM6 including low levels of inversion," *Microelectron. J.*, vol. 45, no. 9, pp. 1159–1167, 2014. [Online]. Available: https://www.sciencedirect.com/science/article/pii/ S0026269214001323
- <span id="page-10-38"></span>[\[39\]](#page-3-3) N. Rinaldi, "Small-signal operation of semiconductor devices including self-heating, with application to thermal characterization and instability analysis," *IEEE Trans. Electron Devices*, vol. 48, no. 2, pp. 323–331, Feb. 2001.
- <span id="page-10-39"></span>"BSIM-CMG technical manual." Accessed: Sep. 24, 2022. [Online]. Available: http://bsim.berkeley.edu/models/bsimcmg/
- <span id="page-10-40"></span>[\[41\]](#page-3-5) "BSIM-BULK technical manual." Accessed: Sep. 24, 2022. [Online]. Available: http://bsim.berkeley.edu/models/bsimbulk/
- <span id="page-11-0"></span>[\[42\]](#page-3-6) "BSIM-IMG technical manual." Accessed: Sep. 24, 2022. [Online]. Available: http://bsim.berkeley.edu/models/bsimimg/
- <span id="page-11-1"></span>[\[43\]](#page-4-3) D. Flandre, V. Kilchytska, and T. Rudenko, "*gm*/*I*d method for threshold voltage extraction applicable in advanced MOSFETs with nonlinear Behavior above threshold," *IEEE Electron Device Lett.*, vol. 31, no. 9, pp. 930–932, Sep. 2010.
- <span id="page-11-2"></span>[\[44\]](#page-4-4) M. V. Dunga, "A scalable MOS device substrate resistance model for RF and microwave circuit simulation," M.S. thesis, Dept. Electr. Eng. Comput. Sci., Univ. California, Berkeley, Berkeley, CA, USA, 2004.
- <span id="page-11-3"></span>[\[45\]](#page-5-1) B. Razavi, "A 200-MHz 15-mW BiCMOS sample-and-hold amplifier with 3 V supply," *IEEE J. Solid-State Circuits*, vol. 30, no. 12, pp. 1326–1332, Dec. 1995.
- <span id="page-11-4"></span>[\[46\]](#page-5-1) B. Razavi, "CMOS technology characterization for analog and RF design," *IEEE J. Solid-State Circuits*, vol. 34, no. 3, pp. 268–276, Mar. 1999.
- <span id="page-11-5"></span>[\[47\]](#page-6-6) U. S. Kumar and V. R. Rao, "A thermal-aware device design considerations for nanoscale SOI and bulk FinFETs," *IEEE Trans. Electron Devices*, vol. 63, no. 1, pp. 280–287, Jan. 2016.
- <span id="page-11-6"></span>[\[48\]](#page-7-3) Y. S. Chauhan et al., Eds., *FinFET Modeling for IC Simulation and Design Using the BSIM-CMG Standard*. Oxford, U.K.: Academic Press, 2015. [Online]. Available: https://www.sciencedirect.com/book/ 9780124200319/finfet-modeling-for-ic-simulation-and-design
- <span id="page-11-7"></span>[\[49\]](#page-7-3) C. Hu et al., Eds., *Industry Standard FDSOI Compact Model BSIM-IMG for IC Design*, ser. Woodhead Publishing Series in Electronic and Optical Materials. Cambridge, U.K.: Woodhead Publ., 2019. [Online]. Available: https://www.sciencedirect.com/book/ 9780081024010/industry-standard-fdsoi-compact-model-bsim-imgfor-ic-design
- <span id="page-11-8"></span>[\[50\]](#page-8-3) S. Venugopalan, "From poisson to silicon - advancing compact SPICE models for IC design," Ph.D. dissertation, Dept. Electr. Eng. Comput. Sci., Univ. California, Berkeley, Berkeley, CA, USA, 2013.