

Received 6 July 2023; accepted 13 July 2023. Date of publication 18 July 2023; date of current version 9 August 2023.
The review of this article was arranged by Editor C. Bulucea.

Digital Object Identifier 10.1109/JEDS.2023.3296093

Leakage Current Behavior in $\text{HfO}_2/\text{SiO}_2/\text{Al}_2\text{O}_3$ Stacked Dielectric on 4H-SiC Substrate

HAO HUANG¹, YING WANG^{ID 1}, KE-HAN CHEN¹, AND XIN-XING FEI^{ID 2}

¹ School of Information Science and Technology, Dalian Maritime University, Dalian 116026, China

² Department of Antenna and Microwave System Research, Yangzhou Marine Electronic Instrument Institute, Yangzhou 225001, China

CORRESPONDING AUTHOR: Y. WANG (e-mail: wangying7711@dlmu.edu.cn)

This work was supported in part by the National Research and Development Program for Major Research Instruments of China under Grant 62027814, and in part by the Liaoning Provincial Natural Science Foundation of China under Grant 2022JH2/101300266.

ABSTRACT In this study, we investigate the deposition of high-k dielectric materials, namely Al_2O_3 and HfO_2 , using atomic layer deposition for 4H-SiC metal-oxide-semiconductor applications. C-V measurements reveal that the $\text{HfO}_2/\text{SiO}_2/\text{Al}_2\text{O}_3/4\text{H-SiC}$ structure exhibits lower interface state density (D_{it}) and a reduced number of fixed interface trap charges (N_{eff}) than the $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$ structure. Furthermore, we observe significant degradation of the interface properties when annealing at 400 °C compared with 300 °C, as evidenced by atomic force microscopy images. Transmission electron microscopy analysis shows that the SiO_2/SiC surface is inhomogeneous and contains carbon clusters, while the $\text{Al}_2\text{O}_3/\text{SiC}$ interface displays a more uniform structure. The I-V curves demonstrate a reduced leakage current for the high-k dielectric stacked structure to (10^{-11} A/cm^2), and the breakdown electric field of the $\text{HfO}_2/\text{SiO}_2/\text{Al}_2\text{O}_3/4\text{H-SiC}$ structure reaches 9.6 MV/cm.

INDEX TERMS High-k dielectric, 4H-SiC, atomic force microscopy, transmission electron microscopy, dielectric breakdown field.

I. INTRODUCTION

Silicon carbide (SiC) possesses remarkable physical and electrical properties, such as a wide band gap, high critical breakdown electric field, and high thermal conductivity [1], [2], [3]. These properties make it a highly promising material for applications requiring high power, high frequency, and resistance to elevated temperatures [4], [5]. Traditionally, SiO_2 has been employed as the gate dielectric material for in metal-oxide-semiconductor field-effect transistors (MOSFETs), as it exhibits excellent insulation properties and a relatively stable interface state [6], [7], [8]. However, in SiC MOSFETs, the presence of a large number of interface traps at the SiO_2/SiC interface leads to significant challenges, including a low channel mobility, excessive gate leakage, and poor gate reliability in conventional thermally oxidized SiO_2 SiC MOSFET devices [9], [10], [11], [12]. Consequently, as the demand for enhanced device reliability increases, the adoption of high-k dielectrics has emerged as a critically important solution [13], [14], [15], [16].

By increasing the physical thickness, a high-k dielectric can achieve the same capacitance as SiO_2 while reducing

the leakage current and increasing the breakdown electric field of The MOSFET. The gate dielectric layer using a high-k material requires a high dielectric constant, significant conduction band deviation, valence band deviation, and excellent thermal stability [15]. Among the various high-k dielectric materials, HfO_2 stands out as the most suitable candidate due to its high dielectric constant ($k = 25$) and good thermal stability [17], [18], [19]. However, the small conduction band energy (E_c) of HfO_2 in combination with SiC leads to electrons in the substrate experiencing a high electric field, which can change the characteristics of the gate dielectric and compromise device reliability through phenomena such as hot carrier injection or trap-assisted tunneling [20], [21]. To mitigate these issues, the addition of a SiO_2 layer between the high-k dielectric and SiC has been proven to reduce the leakage current [22], [23], [24]. Al_2O_3 has garnered significant attention as a gate dielectric material due to its wide band gap (7-8.8 eV), high breakdown field (10-13 MV/cm), and favorable interface characteristics [25], [26], [27], [28], [29]. Lo Nigro et al. [30] investigated the structural characteristics and dielectric performance of

nanolayered Al₂O₃/HfO₂ thin films using plasma-enhanced atomic layer deposition (PEALD) technique. Recent research on gate dielectric stacks has predominantly focused on double-layer structures [31], [32], [33]. There have been studies on the influence of additional stress on the surface of metal-oxide-semiconductor (MOS) capacitors electron trapping [34]. However, studies on multi-layer structures are relatively scarce, employing a multi-layer structure can not only provide a high dielectric constant but also result in interface state improvements.

This paper focuses on investigating the HfO₂/SiC structure using a transition layer consisting of high-conduction-band Al₂O₃ and SiO₂. Two stacked dielectric configurations were examined: HfO₂/Al₂O₃/SiO₂/4H-SiC and HfO₂/SiO₂/Al₂O₃/4H-SiC. The performance improvement and advantages of these structures with respect to the traditional SiO₂/4H-SiC structure were analyzed through electrical measurements such as I-V and C-V characterizations, in comparison with the traditional SiO₂/4H-SiC structure. Furthermore, a microscopic perspective was employed to analyze the MOS capacitors with the stacked structure. Physical characterization measurements using techniques such as atomic force microscopy (AFM) and high-resolution transmission electron microscopy (TEM) were conducted.

II. EXPERIMENTAL PROCEDURE

In this experiment, N-type Si-surface 4H-SiC epitaxial wafers with a thickness of approximately 10 μm and a dopant concentration of $9.85 \times 10^{15} \text{ cm}^{-3}$ were utilized to prepare stacked dielectric MOS capacitors. The wafer surface was initially subjected to a standard RCA process to eliminate any contaminants and impurities. A 200-nm-thick Ni film was then sputtered on the back of the sample, and the sample was subjected to rapid thermal annealing at 1000 °C for 2 min under N₂ gas flow to establish an ohmic contact. To protect the electrodes, a 20-nm-thick Ti layer and a 50-nm-thick Au layer were sputtered on top of the Ni metal film. Prior to growing the dielectric film, the front side of the wafer was rinsed with a buffered oxide etchant (BOE) to remove the oxide layer. Subsequently, atomic layer deposition (ALD) was employed to deposit a 2-nm-thick Al₂O₃ dielectric film at 350 °C. Next, another ALD process was carried out at 300 °C to grow a 2-nm-thick SiO₂ dielectric film, which was then followed by the deposition of a 50-nm-thick HfO₂ film at 300 °C. The gate dielectric capacitor underwent a post-dielectric annealing (PDA) treatment in N₂ atmosphere at annealing temperatures of 300 °C and 400 °C for an annealing time of 30 min. Finally, a 200-nm-thick Al metal film was sputtered on the front of the sample to serve as an electrode. This completed the fabrication of the HfO₂ (50 nm) /SiO₂ (2 nm) /Al₂O₃ (2 nm) /4H-SiC structure.

For the purpose of comparison, MOS capacitors with stacked SiO₂ (50 nm) /4H-SiC and HfO₂ (50 nm) /Al₂O₃ (2 nm) /SiO₂ (2 nm) /4H-SiC dielectric structures were fabricated. In the case of the traditional SiO₂ MOS capacitor structure, the SiO₂ dielectric film was grown




FIGURE 1. C-V curves of different stacked dielectric structures at 300°C annealing.

utilizing dry-oxygen thermal oxidation. The oxidation process involved subjecting the sample to thermal oxidation at a temperature of 1150 °C for 6 h, resulting in the growth of an oxide layer with a thickness of 50 nm.

III. RESULTS AND DISCUSSIONS

The MOS charge system consists of four types of charges. Among these, the trapped oxide layer (N_{ot}) contributes to the hysteresis voltage (V_{hy}), while the effective fixed charge density (N_{eff}) is primarily responsible for the shift in the flat band voltage (V_{fb}) [35]. Figure 1 illustrates the high-frequency capacitance-voltage (C-V) hysteresis curve of the different stacked samples (after being annealed at 300 °C) at a frequency of 1MHz. During the test, the voltage is swept from negative to positive and then from positive to negative.

By observing the results, it is evident that the SiO₂/4H-SiC MOS capacitor grown solely through thermal oxidation exhibits smaller V_{fb} and V_{hy} values, indicating that a high-quality SiO₂ dielectric film was obtained through thermal oxidation. However, when the upper 50-nm-thick SiO₂ layer is replaced with the HfO₂ dielectric film grown using ALD and when 2-nm-thick SiO₂ and Al₂O₃ films grown via ALD are inserted, both the hysteresis voltage and the flat band voltage experience a slight increase. Nonetheless, in comparison to the contact between the SiO₂ film and SiC (HfO₂/Al₂O₃/SiO₂/4H-SiC), the contact between the Al₂O₃ film and SiC (HfO₂/SiO₂/Al₂O₃/4H-SiC) displays smaller V_{fb} and V_{hy} values. This finding suggests that the Al₂O₃ dielectric film exhibits favorable interface characteristics.

Table 1 presents the calculated values of ΔV_{fb} , V_{hy} , and the interface state density (D_{it}) obtained through the analysis of the high-frequency C-V curves. The experimentally determined D_{it} value falls within the widely accepted energy level of E_c-0.2 eV [18], [36]. It can be observed that the hysteresis voltage of the MOS stacked MOS structure increases with the rise in the flat band voltage. This is attributed to the fact that while all four types of charges in the MOS system contribute to the shift in the flat band voltage, only


TABLE 1. Parameters of different stacked dielectric structures at 300°C annealing.

Sample	C_{ox} (nF)	ΔV_{fb} (V)	V_{hy} (V)	N_{ot} ($\times 10^{11}$ cm^{-2})	N_{eff} ($\times 10^{12}$ cm^{-2})	D_{it} at $E_c=0.2\text{eV}$ ($\times 10^{12}\text{cm}^{-2}\text{eV}^{-1}$)
$\text{SiO}_2/4\text{H-SiC}$	1.09	0.18	0.1	0.86	0.27	2.28
$\text{HfO}_2/\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$	1.17	2.86	0.9	8.71	3.36	5.23
$\text{HfO}_2/\text{SiO}_2/\text{Al}_2\text{O}_3/4\text{H-SiC}$	1.99	2.08	0.6	8.38	2.88	4.43

the effective fixed charge density significantly affects the hysteresis voltage. During the growth process of the dielectric layer, the presence of defects can lead to the generation of an effective fixed charge density, as they become charged through ionizing radiation and act as trapping sites [37]. The accumulation of a substantial number of oxide trap charges has two main effects. Firstly, it increases the number of traps that can be filled and emptied by electrons, thereby augmenting the hysteresis voltage. Secondly, it effectively increases the equivalent charge density of the oxide layer, subsequently influencing the flat band voltage [38].

Specifically, the deposition process of the dielectric introduces uncharged oxide traps. When a voltage is applied to the gate dielectric, a significant number of electrons tunnel from the substrate and migrate to the gate dielectric layer to fill the released oxide traps. This process results in a deviation of the flat band voltage. Furthermore, it is worth noting that the ALD-grown transition layer consisting of SiO_2 and Al_2O_3 introduces a higher number of oxide trap charges, leading to an increase in both the flat band voltage and the hysteresis voltage.

The N_{eff} in the MOS system primarily contributes to the shift in the flat band voltage and the modification of the boundary trap density. N_{eff} represents the net effective number of charges per unit area at the interface (number/ cm^2). The corresponding net effective charge Q_{eff} (C/cm^2) is negative. In Table 1, the variation in the fixed interface trap density corresponds to the changes observed in the oxide trap density. Specifically, as the voltage increases, both trap densities exhibit an upward trend. The flat band voltage characterizes the presence of negative charges in the dielectric layer, and this experimental result indicates a significant reduction in negative charges, predominantly in the form of oxygen vacancies. Oxygen vacancies can capture one or two electrons, forming negative oxygen vacancies and leading to a shift in the flat band voltage [39]. During the ALD growth of the transition dielectric layer and the annealing process of the $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$ and $\text{HfO}_2/\text{SiO}_2/\text{Al}_2\text{O}_3/4\text{H-SiC}$ at 300 °C, the number of oxygen vacancies in the dielectric layer increases, resulting in an augmentation of the negative charges. Consequently, a shift in the flat band voltage occurs, accompanied by an increase in the density of the fixed interface traps. It is also noteworthy that the $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$ MOS capacitor exhibits the highest interface state density. The trend of the interface

**FIGURE 2.** C-V curves of $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$ at (a) 300 °C and (b) 400 °C annealing.

state density is in good agreement with the trend of the hysteresis voltage. The greater the hysteresis voltage, the higher the density of the oxide trap charges, and the larger the interface state density.

However, it is important to acknowledge that the increases in the oxide trap charge density, boundary trap density, and interface state density are relatively small, as there may be some errors associated with the growth conditions of the process. Subjecting the dielectric to an annealing process can improve the interface characteristics to some extent [40], [41]. Therefore, the stacked $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$ and $\text{HfO}_2/\text{SiO}_2/\text{Al}_2\text{O}_3/4\text{H-SiC}$ dielectric structures were subjected to annealing at 400 °C. Figure 2 depicts the C-V curve of the stacked $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$ MOS dielectric structure, comparing the annealing processes at 300 °C and 400 °C. It is evident from the curve that after annealing at 400 °C, both the hysteresis voltage and the flat-band voltage are higher than those obtained after annealing at 300 °C. Additionally, D_{it} increases to $5.74 \times 10^{12} \text{ cm}^{-2}\text{eV}^{-1}$.

Similar conclusions can be drawn by observing the C-V curves of the $\text{HfO}_2/\text{SiO}_2/\text{Al}_2\text{O}_3/4\text{H-SiC}$ MOS structure annealed at 300 °C and 400 °C, as shown in Figure 3. This phenomenon can be attributed to two possible causes.




FIGURE 3. C-V curves of HfO₂/SiO₂/Al₂O₃/4H-SiC at (a) 300°C and (b) 400°C annealing.




FIGURE 4. AFM image of HfO₂/SiO₂/Al₂O₃/SiC at (a) 300°C and (b) 400°C annealing.

Firstly, at the higher annealing temperature of 400 °C, the Al₂O₃ or SiO₂ dielectric film reacts with SiC at the interface, leading to the introduction and generation of more oxygen vacancies as well as an increase in the interface trap density. Secondly, it is also possible that the temperature of 400 °C exceeds the crystallization temperature of HfO₂, resulting in the formation of leakage paths and the introduction of more defects [20]. Therefore, the temperature of 300 °C is considered to be the most suitable annealing temperature for the stacked dielectric structure.




FIGURE 5. J-E curves of different stacked dielectric structures at 300°C annealing.

Figure 4 presents the AFM surface morphology of the stacked HfO₂/SiO₂/Al₂O₃/4H-SiC structure annealed at 300 °C and 400 °C. It can be observed that the surface of the HfO₂ thin dielectric film is not very smooth when annealed at 300 °C, and after annealing at 400 °C, there are noticeable convex regions on the surface. However, it is also evident that the surface distribution remains relatively homogeneous. Based on the AFM measurement results, the root mean square (RMS) roughness values for the HfO₂ thin dielectric film dielectric annealed at 300 °C and 400 °C are 1.445 and 1.793 nm, respectively.

The main factors that affect the gate leakage current density are the oxide trap density and the boundary trap density, followed by the valence band between the gate dielectric and the silicon carbide or the conduction band; this is because a large valence band or a large conduction band can reduce both the probability of electron tunneling and the barrier height of the tunneling, thereby increasing the gate leakage current density [42]. A higher dielectric constant actually helps the dielectric to maintain a larger electric field. This is a key motivation for using high-k dielectrics. The leakage current is not directly related to the dielectric constant, but it is influenced by the alignment of the energy bands between the dielectric and SiC.

Figure 5 shows the current density (J) as a function of the electric field (E) for the different stacked dielectric structures. The electric field (E) calculated in this experiment is obtained by calculating it after excluding the factor of the experimentally measured flat-band voltage (V_{fb}). It can be seen from the curves that the leakage currents of the HfO₂/Al₂O₃/SiO₂/4H-SiC and HfO₂/SiO₂/Al₂O₃/4H-SiC structures can reach 10^{-11} A/cm². The band gaps of SiO₂ and Al₂O₃ are 8.9 and 9 eV, respectively [9], [43]. The conduction band offsets of SiO₂/SiC and Al₂O₃/SiC are significant, which reduces the likelihood of electrons tunneling through the gate dielectric.




FIGURE 6. TEM of (a) $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$ and (b) $\text{HfO}_2/\text{SiO}_2/\text{Al}_2\text{O}_3/4\text{H-SiC}$ at 300 °C annealing.

As a result, the current density of the gate electrode is significantly reduced.

Figure 5 illustrates that the leakage currents of the $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$ and $\text{HfO}_2/\text{SiO}_2/\text{Al}_2\text{O}_3/4\text{H-SiC}$ structures exhibit a sharp increase at an electric field of 1 MV/cm, followed by a plateau. This behavior indicates that the breakdown of the gate dielectric involves the breakdown of the SiO_2 transition layer. Deviation from Fowlern-Nordheim tunneling, once the SiO_2 transition layer breaks down, a conductive channel is formed, resulting in the largest proportion of the gate voltage being applied to the HfO_2 gate dielectric layer. Consequently, the leakage current after breakdown is primarily determined by the ability of the HfO_2 gate dielectric to impede electron tunneling [18]. The breakdown electric field of the $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$ structure (8.3 MV/cm) is lower than that of the $\text{HfO}_2/\text{SiO}_2/\text{Al}_2\text{O}_3/4\text{H-SiC}$ structure (9.6 MV/cm). One possible reason is that Al_2O_3 exhibits good interface characteristics, and the $\text{Al}_2\text{O}_3/\text{SiC}$ interface possesses a high barrier [27].

Figure 6 displays the TEM images of the $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$ and $\text{HfO}_2/\text{SiO}_2/\text{Al}_2\text{O}_3/4\text{H-SiC}$ structures. In Figure 6(a), it is evident that the

SiC/SiO_2 interface is not very uniform. Additionally, the Si atoms in the SiO_2 film react with the SiC material, resulting in the formation of a silicate substance, which can affect the device performance. Furthermore, an inhomogeneous layer of carbon clusters can be observed at the SiC/SiO_2 interface. The presence of carbon cluster impurities contributes to the nonuniformity of the interface and the increased number of interface state traps, consequently leading to a higher interface state density.

On the other hand, the TEM image of the $\text{HfO}_2/\text{SiO}_2/\text{Al}_2\text{O}_3/4\text{H-SiC}$ structure shown in Figure 6(b) reveals that the $\text{Al}_2\text{O}_3/\text{SiC}$ interface does not exhibit black carbon clusters, and the surface is uniform. This suggests that the introduction of the Al_2O_3 layer helps to mitigate the presence of carbon cluster impurities and promotes the formation of a more homogeneous interface.

IV. CONCLUSION

This paper investigated the enhancement of the MOS capacitance of 4H-SiC by depositing Al_2O_3 and HfO_2 high-k dielectrics via ALD. The results revealed that the stacked $\text{HfO}_2/\text{SiO}_2/\text{Al}_2\text{O}_3/4\text{H-SiC}$ structure exhibits a lower interface state density and a reduced number of fixed interface trap charges than the $\text{HfO}_2/\text{Al}_2\text{O}_3/\text{SiO}_2/4\text{H-SiC}$ structure. Furthermore, annealing at 400 °C caused a significant degradation of the interface characteristics, which is likely due to the reaction between the dielectrics and SiC , leading to an increased trap density and the formation of a leakage path. The TEM analysis showed that the SiO_2/SiC interface is inhomogeneous and contains carbon clusters, while the $\text{Al}_2\text{O}_3/\text{SiC}$ interface is more uniform. The I-V curve demonstrated a reduced leakage current for the high-k dielectric stack structure, reaching 10^{-11} A/cm^2 . Notably, the breakdown electric field of the $\text{HfO}_2/\text{SiO}_2/\text{Al}_2\text{O}_3/4\text{H-SiC}$ structure reached 9.6 MV/cm, indicating an improved dielectric withstand capability, reduced leakage current, and enhanced device reliability.

REFERENCES

- [1] M. Bhatnagar and B. J. Baliga, "Comparison of 6H-SiC, 3C-SiC, and Si for power devices," *IEEE Trans. Electron Devices*, vol. 40, no. 3, pp. 645–655, Mar. 1993.
- [2] J. A. Cooper, M. R. Melloch, R. Singh, A. Agarwal, and J. W. Palmour, "Status and prospects for SiC power MOSFETs," *IEEE Trans. Electron Devices*, vol. 49, no. 4, pp. 658–664, Apr. 2002.
- [3] A. Siddiqui, H. Elgabra, and S. Singh, "The current status and the future prospects of surface passivation in 4H-SiC transistors," *IEEE Trans. Device Mater. Rel.*, vol. 16, no. 3, pp. 419–428, Sep. 2016.
- [4] K. Rottner et al., "SiC power devices for high voltage applications," *Mater. Sci. Eng. B*, vols. 61–62, no. 1, pp. 330–338, Jul. 1999.
- [5] X. Li et al., "A SiC power MOSFET loss model suitable for high-frequency applications," *IEEE Trans. Ind. Electron.*, vol. 64, no. 10, pp. 8268–8276, Oct. 2017.
- [6] M. Noborio, Y. Kanzaki, J. Suda, and T. Kimoto, "Experimental and theoretical investigations on short-channel effects in 4H-SiC MOSFETs," *IEEE Trans. Electron Devices*, vol. 52, no. 9, pp. 1954–1962, Sep. 2005.
- [7] H. Yano, F. Katafuchi, T. Kimoto, and H. Matsunami, "Effects of wet oxidation/anneal on interface properties of thermally oxidized SiO_2/SiC MOS system and MOSFET's," *IEEE Trans. Electron Devices*, vol. 46, no. 3, pp. 504–510, Mar. 1999.

- [8] P. D. Reigosa, F. Iannuzzo, and L. Ceccarelli, "Effect of short-circuit stress on the degradation of the SiO₂ dielectric in SiC power MOSFETs," *Microelectron. Rel.*, vols. 88–90, pp. 577–583, Sep. 2018.
- [9] V. Afanas'ev, A. Stesmans, M. Bassler, G. Pensl, and M. J. Schulz, "Shallow electron traps at the 4H-SiC/SiO₂ interface," *Appl. Phys. Lett.*, vol. 76, no. 3, pp. 336–338, Jan. 2000.
- [10] N. S. Saks, S. S. Mani, and A. K. Agarwal, "Interface trap profile near the band edges at the 4H-SiC/SiO₂ interface," *Appl. Phys. Lett.*, vol. 76, no. 16, pp. 2250–2252, Apr. 2000.
- [11] J. Rozen, A. C. Ahyy, X. Zhu, J. R. Williams, and L. C. Feldman, "Scaling between channel mobility and interface state density in SiC MOSFETs," *IEEE Trans. Electron Devices*, vol. 58, no. 11, pp. 3808–3811, Nov. 2011.
- [12] R. Lo Nigro, P. Fiorenza, G. Greco, E. Schilirò, and F. Roccaforte, "Structural and insulating behaviour of high-permittivity binary oxide thin films for silicon carbide and gallium nitride electronic devices," *Materials*, vol. 15, no. 3, p. 830, 2022.
- [13] C.-S. Pang and J.-G. Hwu, "Improvement in the breakdown endurance of high-k dielectric by utilizing stacking technology and adding sufficient interfacial layer," *Nanoscale Res. Lett.*, vol. 9, no. 1, p. 464, Sep. 2014.
- [14] V. Pavan Kumar Reddy and S. Kotamraju, "Improved device characteristics obtained in 4H-SiC MOSFET using high-k dielectric stack with ultrathin SiO₂-AlN as interfacial layers," *Mater. Sci. Semicond. Process.*, vol. 80, pp. 24–30, Jun. 2018.
- [15] Y. Su, T. Kuo, W. Lee, and Y. Lee, "Investigation of high-k/metal gate MOS capacitors annealed by microwave annealing as a post-metal annealing process," in *Proc. IEEE 16th Int. Conf. Nanotechnol. (IEEE-NANO)*, 2016, pp. 773–776.
- [16] C. C. Li et al., "Improved electrical characteristics high-k gated MOS devices with in-situ remote plasma treatment in atomic layer deposition," *Microelectron. Eng.*, vol. 109, no. 9, pp. 64–67, Sep. 2013.
- [17] N. P. Maity, R. Maity, and S. Baishya, "Voltage and oxide thickness dependent tunneling current density and tunnel resistivity model: Application to high-k material HfO₂ based MOS devices," *Superlattices Microstruct.*, vol. 111, pp. 628–641, Nov. 2017.
- [18] K. Y. Cheong et al., "Improved electronic performance of HfO₂/SiO₂ stacking gate dielectric on 4H SiC," *IEEE Trans. Electron Devices*, vol. 54, no. 12, pp. 3409–3413, Dec. 2007.
- [19] P. M. Tirmali, A. G. Khairnar, B. N. Joshi, and A. M. Mahajan, "Structural and electrical characteristics of RF-sputtered HfO₂ high-k based MOS capacitors," *Solid-State Electron.*, vol. 62, no. 1, pp. 44–47, Aug. 2011.
- [20] S. Kwon, D. K. Kim, M. H. Cho, and K. B. Chung, "Reduction of defect states in atomic-layered HfO₂ film on SiC substrate using post-nitridation annealing," *Thin Solid Films*, vol. 645, pp. 102–107, Jan. 2018.
- [21] N. P. Maity, R. R. Thakur, R. Maity, R. K. Thapa, and S. Baishya, "Analysis of interface charge using capacitance-voltage method for ultra-thin HfO₂ gate dielectric based MOS devices," *Procedia Comput. Sci.*, vol. 57, pp. 757–760, Aug. 2015.
- [22] Y. M. Zhang et al., "Effect of electrical stress on the Al₂O₃-based 4H-SiC MOS capacitor with a thin SiO₂ interface buffer layer," in *Proc. IEEE 11th Int. Conf. Solid-State Integr. Circuit Technol.*, 2012, pp. 1–4.
- [23] Y. C. Wang, R. X. Jia, C. Z. Li, and Y. M. Zhang, "Electric properties of La₂O₃/SiO₂/4H-SiC MOS capacitors with different annealing temperatures," *Aip Adv.*, vol. 5, no. 8, pp. 32106–32116, 2015.
- [24] M. Sochacki, K. Krol, M. Waskiewicz, K. Racka, and J. Szmidt, "Interface traps in Al/HfO₂/SiO₂/4H-SiC metal-insulator-semiconductor (MIS) structures studied by the thermally-stimulated current (TSC) technique," *Microelectron. Eng.*, vol. 157, pp. 46–51, May 2016.
- [25] N. El-Atab, A. Nayfeh, B. B. Turgut, and A. K. Okyay, "MOS memory with double-layer high-k tunnel oxide Al₂O₃/HfO₂ and ZnO charge trapping layer," in *Proc. IEEE 15th Int. Conf. Nanotechnol. (IEEE-NANO)*, 2015, pp. 766–768.
- [26] S. S. Suvanam et al., "Improved interface and electrical properties of atomic layer deposited Al₂O₃/4H-SiC," *Appl. Surface Sci.*, vol. 433, pp. 108–115, Mar. 2018.
- [27] M. Usman and A. Hallen, "Radiation-hard dielectrics for 4H-SiC: A comparison between SiO₂ and Al₂O₃," *IEEE Electron Device Lett.*, vol. 32, no. 12, pp. 1653–1655, Dec. 2011.
- [28] S. C. Heo, D. Lim, W. S. Jung, R. Choi, H. Y. Yu, and C. Choi, "Remote plasma atomic layer deposited Al₂O₃4H SiC MOS capacitor with remote H₂ plasma passivation and post metallization annealing," *Microelectron. Eng.*, vol. 147, pp. 239–243, Nov. 2015.
- [29] C.-H. Chen and J.-G. Hwu, "Stack engineering of low-temperature-processing Al₂O₃dielectrics prepared by nitric acid oxidation for MOS structure," *Microelectron. Eng.*, vol. 87, no. 4, pp. 686–689, Apr. 2010.
- [30] R. Lo Nigro, E. Schilirò, P. Fiorenza, and F. Roccaforte, "Nanolaminated Al₂O₃ HfO₂ dielectrics for silicon carbide based devices," *J. Vacuum Sci. Technol. A Vacuum Surf. Films*, vol. 38, no. 3, 2020, Art. no. 32410.
- [31] F. Zhao, O. Amnuayphol, K. Y. Cheong, Y. H. Wong, J. Y. Jiang, and C. F. Huang, "Post deposition annealing effect on properties of Y₂O₃/Al₂O₃ stacking gate dielectric on 4H-SiC," *Mater. Lett.*, vol. 245, no. 7, pp. 174–177, Jun. 2019.
- [32] S. Munekiyo et al., "Passivation of SiO₂/SiC interface with La₂O₃ capped oxidation," in *Proc. IEEE Workshop Wide Bandgap Power Devices Appl.*, Knoxville, TN, USA, 2014, pp. 114–116.
- [33] V. Patil, K. Agrawal, V. Barhate, S. Patil, and A. Mahajan, "XPS study of homemade plasma enhanced atomic layer deposited La₂O₃/ZrO₂ bilayer thin films," *Semicond. Sci. Technol.*, vol. 34, no. 3, 2018, Art. no. 34004.
- [34] E. Schilirò, R. L. Nigro, P. Fiorenza, and F. Roccaforte, "Negative charge trapping effects in Al₂O₃ films grown by atomic layer deposition onto thermally oxidized 4H-SiC," *AIP Adv.*, vol. 6, no. 7, Art. no. 75021, 2016.
- [35] V. N. Barhate, K. S. Agrawal, V. S. Patil, S. R. Patil, and A. M. Mahajan, "Performance enhancement of Al/La₂O₃/ZrO₂/4H-SiC MOS device with LaON as interfacial passivation layer," *Mater. Sci. Semicond. Process.*, vol. 117, Oct. 2020, Art. no. 105161.
- [36] A. Siddiqui, R. Y. Khosa, and M. Usman, "High-k dielectrics for 4H-silicon carbide: Present status and future perspectives," *J. Mater. Chem. C*, vol. 9, no. 15, pp. 5055–5081, 2021.
- [37] J. M. Knaup, P. Deák, Th. Frauenheim, A. Gali, Z. Hajnal, and W. J. Choyke, "Defects in SiO₂ as the possible origin of near interface traps in the SiC/SiO₂ system: A systematic theoretical study," *Phys. Rev. B*, vol. 72, no. 11, pp. 115321–115323, 2005.
- [38] Y. Hongl, J. Renxu, T. Xiaoyan, S. Qingwen, and Z. Yuming, "Effect of re-oxidation annealing process on the SiO₂/SiC interface characteristics," *J. Semicond.*, vol. 35, no. 6, 2014, Art. no. 66001.
- [39] K. Król, M. Kalisz, M. Sochacki, and J. Szmidt, "The influence of oxygen ambient annealing conditions on the quality of Al/SiO₂/n-type 4H-SiC MOS structure," *Mater. Sci. Eng. B*, vol. 177, no. 15, pp. 1314–1317, Sep. 2012.
- [40] Y. M. Lei et al. "Improvement of SiO₂/4H-SiC Interface properties by post-metallization annealing," *Microelectron. Rel.*, vol. 84, no. 5, pp. 226–229, May 2018.
- [41] B. Liu, F. Qin, and D. Wang, "Passivation of SiO₂/4H-SiC interface defects via electron cyclotron resonance hydrogen-nitrogen mixed plasma pretreatment for SiC surface combined with post-oxidation annealing," *Appl. Surf. Sci.*, vol. 364, pp. 769–774, Feb. 2016.
- [42] P. Laha et al., "Effect of leakage current and dielectric constant on single and double layer oxides in MOS structure," *Thin Solid Films*, vol. 519, no. 5, pp. 1530–1535, Dec. 2010.
- [43] F. Arith, J. Urresti, K. Vasilevskiy, S. Olsen, N. Wright, and A. O'Neill, "Increased mobility in enhancement mode 4H-SiC MOSFET using a thin SiO₂/Al₂O₃ gate stack," *IEEE Electron Device Lett.*, vol. 39, no. 4, pp. 564–567, Apr. 2018.