

Received 5 February 2023; revised 6 March 2023; accepted 13 March 2023. Date of publication 21 March 2023; date of current version 4 April 2023.  
The review of this article was arranged by Editor C.-M. Zetterling.

Digital Object Identifier 10.1109/JEDS.2023.3259639

# Cell Design Consideration in SiC Planar IGBT and Proposal of New SiC IGBT With Improved Performance Trade-Off

MENG ZHANG<sup>1</sup>, YAMIN ZHANG<sup>1</sup>, BAIKUI LI<sup>2</sup>, SHIWEI FENG<sup>1</sup>, MENGYUAN HUA<sup>3</sup>,  
XI TANG<sup>4,5</sup>, JIN WEI<sup>6</sup>, AND KEVIN J. CHEN<sup>7</sup>

<sup>1</sup> College of Microelectronics, Beijing University of Technology, Beijing 100124, China

<sup>2</sup> State Key Laboratory of Radio Frequency Heterogeneous Integration (Shenzhen University), College of Physics and Optoelectronic Engineering, Shenzhen University, Shenzhen 518060, China

<sup>3</sup> Department of Electrical and Electronic Engineering, Southern University of Science and Technology, Shenzhen 518055, China

<sup>4</sup> Institute of Physical Science and Information Technology, Anhui University, Hefei 230601, China

<sup>5</sup> School of Electrical Engineering and Automation, Anhui University, Hefei 230601, China

<sup>6</sup> Institute of Microelectronics, Peking University, Beijing 100871, China

<sup>7</sup> Department of Electronic and Computer Engineering, The Hong Kong University of Science and Technology, Hong Kong

CORRESPONDING AUTHORS: Y. ZHANG, B. LI, and J. WEI (e-mail: yaminzhang@bjut.edu.cn; libk@szu.edu.cn; jin.wei@pku.edu.cn)

This work was supported in part by the National Key Research and Development Program of China under Grant 2022YFB3604300, and in part by the National Natural Science Foundation of China under Grant 62074009 and Grant 51907127.


**ABSTRACT** In silicon carbide (SiC) planar insulated-gate bipolar transistor (IGBT), a large distance between neighboring p-bodies is beneficial to enhance the on-state conductivity modulation, but will expose the gate oxide to high electric field in off-state. With p-bodies placed closer, the gate oxide field is reduced, but the conductivity modulation is suppressed. In this work, a new SiC planar IGBT with oxide shield is proposed and studied by TCAD simulations. The proposed SiC IGBT achieves improved trade-off between on-state voltage drop ( $V_{ON}$ ) and maximum gate oxide electric field ( $E_{ox-m}$ ). When a quite larger distance between neighboring p-bodies is adopted in the proposed SiC IGBT, a low  $V_{ON}$  is obtained, while the  $E_{ox-m}$  can be kept at a small value with the oxide shielding structures protecting the gate oxide. Switching characteristics are also studied, and the proposed SiC-IGBT delivers much better trade-off between turn-off energy loss ( $E_{OFF}$ ) and  $V_{ON}$  than the conventional SiC planar IGBT.

**INDEX TERMS** SiC IGBT, oxide shield, on-state voltage drop, maximum gate oxide electric field, turn-off energy loss.

## I. INTRODUCTION

Due to the superior properties of silicon carbide (SiC), such as wide bandgap, large critical electric field, and high temperature endurance, SiC based devices are widely studied for high-power and high-temperature applications [1], [2], [3], [4], [5], [6]. For ultrahigh voltage applications, the bipolar SiC IGBTs are preferred over the unipolar MOSFETs. With conductivity modulation, SiC insulated-gate bipolar transistors (IGBTs) boast low on-state voltage drop ( $V_{ON}$ ) [7], [8], [9], [10], [11], [12], [13], [14]. An important design issue for the IGBTs is to enhance the conductivity modulation near the surface side of the device. However, in the SiC IGBTs, the grounded p-bodies extract holes around them which leads to a degradation of conductivity modulation. Like in silicon

IGBTs, enlarging the JFET region between neighboring p-bodies can effectively enhance the conductivity modulation, since the accumulation electron layer beneath the MOS-gate leads to an injection enhancement effect [15], [16]. However, the critical breakdown field of SiC material is nearly ten times higher than silicon. For the SiC IGBT with a wide JFET region, the high electric field cannot be effectively shielded by the p-bodies, so the device would suffer an increase of maximum gate oxide field ( $E_{ox-m}$ ) over the JFET region. The gate oxide field is a critical reliability concern for SiC power devices [17], [18], [19], [20], [21]. A high oxide field may reduce the lifetime of the SiC power devices. During short-circuit events and avalanche events, the high oxide field facilitates hot carriers to bump against




**FIGURE 1.** Schematic cross-section of the conventional SiC planar IGBT.

the gate oxide and to be trapped in the oxide, resulting in device failure [22]. In SiC power MOSFETs, various shield structures have been proposed to suppress the gate oxide field [20], [21], [23], [24], [25], [26]. The essence of these structures is to use a grounded p-region to shield the gate oxide from high electric field [23], [24]. As grounded p-type shielding structures degrade the conductivity modulation in SiC IGBTs, they cannot be readily transferred to SiC IGBTs [27].

In this paper, we investigate the SiC planar-gate IGBT designs using Synopsys Sentaurus TCAD simulations. Electron/hole continuity equations and Poisson equation are solved selfconsistently with Shockley-Read-Hall recombination, Auger recombination, incomplete dopant ionization, doping dependent transport, high-field saturation mobility, band narrowing, anisotropic material properties, and impact ionization included. The trade-off between conductivity modulation and the gate oxide field in conventional planar IGBT structure will be analyzed firstly. To address this dilemma, a new SiC IGBT structure is proposed with oxide shielding structures implemented. For the proposed SiC IGBT, the  $V_{ON}$  can be significantly reduced without worrying the rise of oxide field.

## II. $V_{ON}$ - $E_{OX-M}$ TRADE-OFF IN SiC PLANAR-GATE IGBT

Firstly, the cell design of SiC planar IGBT is investigated. Figure 1 shows the schematic cross-section of the conventional SiC planar IGBT. The doping concentration and thickness of the n-drift region are  $2.5 \times 10^{14} \text{ cm}^{-3}$  and  $180 \mu\text{m}$  respectively for 20-kV voltage level. The thickness of the gate oxide is 50 nm. The channel length is  $0.5 \mu\text{m}$  [28], [29]. The channel mobility is set to be  $30 \text{ cm}^2/\text{V}\cdot\text{s}$  [29], [30]. The doping concentration and depth of the p-body are  $1 \times 10^{17} \text{ cm}^{-3}$  and  $0.8 \mu\text{m}$ , respectively. The doping concentration of the JFET region between neighboring p-bodies is  $1 \times 10^{16} \text{ cm}^{-3}$ . The width of the JFET region ( $W_{JFET}$ ) plays a critical role to the performances of



**FIGURE 2.** The influence of  $W_{JFET}$  on  $V_{ON}$  and  $E_{OX-M}$  in the conventional SiC IGBT.

the SiC IGBT, and is a design parameter to be investigated. The device area is fixed at  $1 \text{ cm}^2$  by adjusting the respective area factor for each design accordingly. The carrier lifetime is set as  $2 \mu\text{s}$  [29], [31]. The n-buffer layer thickness and doping concentration are  $10 \mu\text{m}$  and  $4 \times 10^{17} \text{ cm}^{-3}$  respectively. The p-collector region is designed with thickness of  $5 \mu\text{m}$  and doping concentration of  $1 \times 10^{19} \text{ cm}^{-3}$ , and the study in this paper is at room temperature, unless otherwise specified.


Figure 2 shows the influences of the  $W_{JFET}$  upon  $V_{ON}$  and  $E_{OX-M}$  in the conventional SiC planar IGBT. With the increasing of  $W_{JFET}$ ,  $V_{ON}$  decreases. For an IGBT, the electron accumulation layer under the MOS-gate helps to enhance the conductivity modulation of the device. On the contrary, the grounded p-bodies serve as a sink for minority carriers and thus suppress the conductivity modulation. A larger  $W_{JFET}$  increases the area ratio of MOS-gate region over the p-body region, and thus helps to enhance conductivity modulation, as evidenced by the higher plasma density.

The other crucial design consideration for the SiC IGBT is the strength of gate oxide field in off-state. With the p-bodies placed apart, a large number of off-state electric field lines have to be terminated at the gate termination. Therefore, the gate oxide above the JFET region experiences an increased electric field. In the IGBTs with a small  $W_{JFET}$  of  $2.5 \mu\text{m}$ , the maximum oxide field  $E_{OX-M}$  is  $2.29 \text{ MV/cm}$ , as shown in Fig. 2. With a narrow JFET region, the gate oxide is protected by the p-bodies more efficiently from the high collector bias. With a larger  $W_{JFET}$ ,  $E_{OX-M}$  increases with it. For  $W_{JFET}$  of  $7 \mu\text{m}$ ,  $E_{OX-M}$  rises to  $3.52 \text{ MV/cm}$ , because the MOS-gate far away from the p-bodies are less effectively protected. Hence, a larger  $W_{JFET}$  would lead to higher  $E_{OX-M}$  in the conventional SiC IGBT.

Thus, with the increasing of  $W_{JFET}$ ,  $V_{ON}$  decreases while  $E_{OX-M}$  increases. The  $V_{ON}$ - $E_{OX-M}$  relationship is a trade-off for the design of the SiC planar-gate IGBTs.

## III. DEVICE STRUCTURE AND PERFORMANCE OF PROPOSED SiC IGBT

Figure 3 shows the proposed SiC IGBT. The proposed IGBT features oxide shields, i.e., a series of  $p^+$  islands beneath




**FIGURE 3.** Schematic cross-section of the proposed SiC IGBT with surface  $p^+$  islands.


the MOS-gate. Unlike SiC MOSFET that uses grounded p-regions to protect the gate oxide [20], [24], here, the proposed IGBT utilizes floating p-islands as oxide shield structure. The p-regions in SiC MOSFET need to be grounded, because floating p-regions will lead to dynamic degradation in MOSFETs [23], [32]. However, the surface  $p^+$  islands in the proposed IGBT are floating, because grounded p-islands will extract holes and degrade conductivity modulation in on-state. Dynamic degradation is not an issue in IGBTs, since the minority carriers quickly eliminates the charge storage in the floating p-islands once the device is turned on [27]. The fabrication process of the proposed SiC IGBT is compatible with the conventional planar-gate IGBTs, since the floating p-islands can be formed using the same step as the  $p^+$  Ohmic implantation at the surface of the p-body. Hence, no extra fabrication processes are needed for the proposed SiC IGBT, compared to the conventional SiC IGBT. In literature, grounded surface p-shield has been demonstrated for SiC power MOSFET, and the method can be transferred to SiC IGBT except the p-islands are floating [20].

The proposed SiC IGBT uses the same set of device parameters with the conventional SiC IGBT, except the floating  $p^+$  islands. In the study, the width of every  $p^+$  island is  $1 \mu\text{m}$ . The thickness of the  $p^+$  islands is  $0.3 \mu\text{m}$ . The distance between the p-body and its nearest  $p^+$  island is  $1 \mu\text{m}$ . The distance between two neighboring  $p^+$  islands is  $1 \mu\text{m}$ . Hence, in the proposed SiC IGBT, the  $W_{\text{JFET}}$  increases with the number of  $p^+$  islands in one cell ( $N_{p^+}$ ), and satisfies the relationship  $W_{\text{JFET}} = 2 \times N_{p^+} + 1$ .

The  $I$ - $V$  characteristics of the proposed SiC IGBTs with different  $N_{p^+}$  are shown in Fig. 4. The implementation of the p-shield structure has nearly no observable influence upon the off-state breakdown voltage of the SiC IGBT. In the on-state, the  $V_{\text{ON}}$  of the SiC IGBTs decreases with increased number of surface  $p^+$  islands (i.e., a wider JFET region),



**FIGURE 4.**  $I$ - $V$  characteristics of the proposed SiC IGBTs with different numbers ( $N_{p^+}$ ) of the surface  $p^+$  islands.



**FIGURE 5.** Plasma density (cut across the middle line  $BB_1$  of the cell) along the depth of the drift region in the proposed SiC IGBT.

which agrees with the observation in conventional SiC IGBT. When only one surface  $p^+$  island is adopted in one cell pitch, the  $V_{\text{ON}}$  (defined at collector current of  $50 \text{ A/cm}^2$ ) is as large as  $7.0 \text{ V}$ . While with more than 4 surface  $p^+$  islands, the  $V_{\text{ON}}$  is reduced to  $\sim 4.1 \text{ V}$ . Fig. 5 shows the plasma density (cut across the middle line  $BB_1$  of the cell in the inset) in the SiC IGBTs at a collector current of  $50 \text{ A/cm}^2$ . With more surface  $p^+$  islands, the JFET region becomes widened which increases the area ratio of MOS-gate region over the p-body region. The grounded p-bodies exact minority carriers, while the electron accumulation layer under the MOS-gate helps to enhance the carrier density. Thus the conductivity modulation is clearly enhanced. The widened JFET region and enhanced conductivity modulation will not weaken the short circuit capability of the proposed SiC IGBT, as the distance between p-body and its nearest  $p^+$  island is only  $1 \mu\text{m}$  which helps to clamp saturation current. A smaller saturation current indicates better short circuit capability. Details of the short circuit capability improvement of the proposed SiC IGBT need to be proved by experiments.

With larger and larger  $W_{\text{JFET}}$ , the  $E_{\text{ox-m}}$  of the conventional SiC IGBT increases soon to  $>3 \text{ MV/cm}$ , as shown in Fig. 2. But the  $E_{\text{ox-m}}$  performance of the proposed SiC IGBT is quite different to the conventional SiC IGBT. Fig. 6 displays the




FIGURE 6. Electric field distributions of the proposed SiC IGBTs (under  $V_{CE} = 20$  kV and  $V_{GE} = -5$  V) with different  $N_{p+}$ .




FIGURE 7. The dependencies of  $V_{ON}$  and  $E_{ox-m}$  on  $N_{p+}$  in the proposed SiC IGBT.




FIGURE 8.  $V_{ON}$ - $E_{ox-m}$  trade-off of the conventional and proposed SiC IGBT by changing the JFET width.

electric field distributions of the SiC IGBT with different  $N_{p+}$ . With a smaller number of  $N_{p+}$ , the p-bodies serve as a protection for the gate oxide, since they terminate most of the electrical lines. With a larger number of  $N_{p+}$ , the shielding effect from the p-bodies becomes very weak, so the electric field in oxide increases. However, thanks to the protection from the surface  $p^+$  islands, the  $E_{ox-m}$  of the proposed SiC IGBT is still kept at small values even the p-bodies are very far apart. The potential of the  $p^+$  islands is determined by  $V_{CE}$  in off-state. The influences of the  $N_{p+}$  on both the  $V_{ON}$  and  $E_{ox-m}$  are plotted in Fig. 7. With more and more surface  $p^+$  islands, the  $V_{ON}$  decreases to the lowest value, while the  $E_{ox-m}$  are kept at a small value.

#### IV. COMPARISON OF SiC IGBTs

For comparison, Fig. 8 summarizes the trade-off between  $V_{ON}$  and  $E_{ox-m}$  by changing the distance between neighboring p-bodies in both the conventional SiC IGBT and the proposed SiC IGBT (i.e., changing the number of p-islands in proposed IGBT). The proposed SiC IGBT features much better  $V_{ON}$ - $E_{ox-m}$  trade-off than the conventional SiC IGBT. In the proposed SiC IGBT, the  $E_{ox-m}$  is kept at a low level even if the  $W_{JFET}$  is large enough for a very strong conductivity modulation. While in the conventional SiC IGBT,





FIGURE 9. The influence of temperature on  $V_{ON}$  of the studied SiC IGBTs.

with wider JFET regions, the  $E_{ox-m}$  increases to very large value.

Silicon carbide devices are more suitable for higher temperature operation. The influence of temperature on  $V_{ON}$  of the conventional and proposed SiC IGBT is shown in Fig. 9. The conventional SiC IGBT with  $W_{JFET}$  of  $3.5 \mu\text{m}$ , which has an  $E_{ox-m}$  of  $2.75 \text{ MV/cm}$  and a  $V_{ON}$  of  $5.67 \text{ V}$ , is presented here. The proposed SiC IGBT with the lowest  $V_{ON}$




**FIGURE 10.** Turn-off transients for the studied SiC IGBTs in an inductive load switching configuration which is plotted inside.

(4.1 V) is presented here, which has a  $N_{p+}$  of 6, and an  $E_{ox-m}$  of 2.23 MV/cm. With the increasing of temperature, the reason for the result is complicated with combined influence from plasma density, carrier mobility, and lifetime, etc. For the critical characteristic  $E_{ox-m}$ ,  $E_{ox-m}$  of each device does not change with temperature, because electric field strength is same under the same condition of  $V_{CE} = 20$  kV and  $V_{GE} = -5$  V.

Figure 10 presents the turn-off characteristics of the studied SiC IGBTs. The testing circuit is illustrated in the inset of the figure. The DC bus voltage is set to be 13 kV. The load current is 50 A/cm<sup>2</sup>. The load inductor value is 156 mH. A 10-nH stray inductance is assumed in the power loop. A gate resistor  $R_G$  of 10  $\Omega$  is adopted. The proposed SiC IGBT ( $N_{p+} = 6$ ) presents a smaller  $V_{ON}$ , because it has higher plasma density than the conventional MOSFET ( $W_{JFET} = 3.5 \mu\text{m}$ ). The higher plasma density has to be extracted out in the initial stage of turn-off transient, which delays the turn-off transient. Apart from the delay, the switching characteristics of the proposed IGBT are similar with the conventional IGBT. The higher plasma density at the top side of the proposed IGBT does not obviously add to the turn-off loss, since during the initial stage, the voltage across the IGBT is still very low.

Figure 11 compares the  $E_{OFF}$ - $V_{ON}$  trade-off of the studied SiC IGBTs under the variation of collector dose (multiplication of collector doping concentration and collector thickness). The collector thickness is fixed at 5  $\mu\text{m}$ , while its doping concentration is varied with  $1.8 \times 10^{19} \text{ cm}^{-3}$ ,  $1.4 \times 10^{19} \text{ cm}^{-3}$ ,  $1 \times 10^{19} \text{ cm}^{-3}$ ,  $7 \times 10^{18} \text{ cm}^{-3}$ ,  $4 \times 10^{18} \text{ cm}^{-3}$ ,  $3 \times 10^{18} \text{ cm}^{-3}$ ,  $2 \times 10^{18} \text{ cm}^{-3}$ , and  $1.5 \times 10^{18} \text{ cm}^{-3}$ . The  $E_{OFF}$ - $V_{ON}$  trade-off performance of the proposed SiC IGBT is superior to that of the conventional SiC IGBT. For the conventional SiC IGBT, to obtain a better  $E_{OFF}$ - $V_{ON}$  trade-off, a larger  $W_{JFET}$  should be adopted. Fig. 11 also presents the conventional SiC IGBT with  $W_{JFET} = 3 \mu\text{m}$  and that with  $W_{JFET} = 5 \mu\text{m}$ . The conventional SiC IGBT with a larger  $W_{JFET}$  of 5  $\mu\text{m}$  has an  $E_{OFF}$ - $V_{ON}$  trade-off approaching that of the proposed IGBT. However, the conventional SiC IGBT with a larger  $W_{JFET}$  of 5  $\mu\text{m}$  has to



**FIGURE 11.** Trade-off between  $E_{OFF}$  and  $V_{ON}$  in the conventional SiC IGBTs ( $W_{JFET} = 3 \mu\text{m}$ ,  $3.5 \mu\text{m}$  and  $5 \mu\text{m}$ ) and the proposed SiC IGBT ( $N_{p+} = 6$ ) by changing the collector doping concentration.

suffer a high  $E_{ox-m}$  of 3.22 MV/cm, which the conventional SiC IGBTs with smaller  $W_{JFET}$  of 3  $\mu\text{m}$  and 3.5  $\mu\text{m}$  have much lower  $E_{ox-m}$  of 2.57 MV/cm and 2.75 MV/cm, respectively. Therefore, the proposed SiC IGBT with oxide shield provides a promising solution to improve  $E_{OFF}$ - $V_{ON}$  trade-off while keep oxide field at a low level.

## V. CONCLUSION

In conventional SiC planar IGBT, a wide JFET region is beneficial to decrease the on-state voltage drop ( $V_{ON}$ ), but degrade the gate oxide reliability easily. In this paper, a new SiC IGBT with oxide shields is proposed to improve trade-off between  $V_{ON}$  and maximum electric field in gate oxide ( $E_{ox-m}$ ). Simulation results show, a low  $V_{ON}$  is obtained in the proposed SiC IGBT with a wide JFET region, while a low  $E_{ox-m}$  is maintained by the floating surface  $p^+$  islands. As a result, an improved  $E_{ox-m}$ - $V_{ON}$  trade-off is obtained in the proposed IGBT while the oxide field keeps at a low level. The proposed SiC IGBT provides a cost-effective approach towards high-performance and high-reliability ultrahigh voltage power transistors.

## REFERENCES

- [1] T. Kimoto and J. A. Cooper, *Fundamentals of Silicon Carbide Technology: Growth, Characterization, Devices and Applications*. Singapore: Wiley, 2014.
- [2] C.-M. Zetterling, *Process Technology for Silicon Carbide Devices*. London, U.K.: Inspec, 2002.
- [3] X. She, A. Q. Huang, Ó. Lucia, and B. Ozpineci, "Review of silicon carbide power devices and their applications," *IEEE Trans. Ind. Electron.*, vol. 64, no. 10, pp. 8193–8205, Oct. 2017, doi: [10.1109/TIE.2017.2652401](https://doi.org/10.1109/TIE.2017.2652401).
- [4] K. Han, A. Agarwal, and B. J. Baliga, "Comparison of new octagonal cell topology for 1.2 kV 4H-SiC JBSFETs with linear and hexagonal topologies: Analysis and experimental results," in *Proc. ISPSD*, Shanghai, China, May 2019, pp. 159–162, doi: [10.1109/ISPSD.2019.8757565](https://doi.org/10.1109/ISPSD.2019.8757565).
- [5] H. Wang, C. Wang, B. Wang, N. Ren, and K. Sheng, "4H-SiC super-junction JFET: Design and experimental demonstration," *IEEE Electron Device Lett.*, vol. 41, no. 3, pp. 445–448, Mar. 2020, doi: [10.1109/LED.2020.2969683](https://doi.org/10.1109/LED.2020.2969683).
- [6] J. Wei, H. Jiang, Q. Jiang, and K. J. Chen, "Proposal of a GaN/SiC hybrid field-effect transistor for power switching applications," *IEEE Trans. Electron Devices*, vol. 63, no. 6, pp. 2469–2473, Jun. 2016, doi: [10.1109/TED.2016.2557811](https://doi.org/10.1109/TED.2016.2557811).

- [7] A. K. Tiwari, M. Antoniou, N. Lophitis, S. Perkins, T. Trajkovic, and F. Udrea, "Retrograde p-well for 10-kV class SiC IGBTs," *IEEE Trans. Electron Devices*, vol. 66, no. 7, pp. 3066–3072, Jul. 2019.
- [8] S.-H. Ryu et al., "Ultra high voltage (>12 kV), high performance 4H-SiC IGBTs," in *Proc. ISPSD*, Bruges, Belgium, Jun. 2012, pp. 257–260, doi: [10.1109/ISPSD.2012.6229072](https://doi.org/10.1109/ISPSD.2012.6229072).
- [9] Q. Zhang et al., "10kV trench gate IGBTs on 4H-SiC," in *Proc. ISPSD*, Santa Barbara, CA, USA, May 2005, pp. 303–306, doi: [10.1109/ispsd.2005.1488011](https://doi.org/10.1109/ispsd.2005.1488011).
- [10] K. Vechalapu, S. Bhattacharya, E. Van Brunt, S.-H. Ryu, D. Grider, and J. W. Palmour, "Comparative evaluation of 15-kV SiC MOSFET and 15-kV SiC IGBT for medium-voltage converter under the same dv/dt conditions," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 5, no. 1, pp. 469–489, Mar. 2017, doi: [10.1109/JESTPE.2016.2620991](https://doi.org/10.1109/JESTPE.2016.2620991).
- [11] X. Yang, Y. Tao, T. Yang, R. Huang, and B. Song, "Fabrication of 4H-SiC n-channel IGBTs with ultra high blocking voltage," *J. Semicond.*, vol. 39, no. 3, Mar. 2018, Art. no. 34005, doi: [10.1088/1674-4926/39/3/034005](https://doi.org/10.1088/1674-4926/39/3/034005).
- [12] E. Van Brunt et al., "27 kV, 20 A 4H-SiC n-IGBTs," *Mater. Sci. Forum*, vols. 821–823, pp. 847–850, Jun. 2015, doi: [10.4028/www.scientific.net/msf.821-823.847](https://doi.org/10.4028/www.scientific.net/msf.821-823.847).
- [13] T. Tamaki, G. G. Walden, Y. Sui, and J. A. Cooper, "Numerical Study of the turnoff behavior of high-voltage 4H-SiC IGBTs," *IEEE Trans. Electron Devices*, vol. 55, no. 8, pp. 1920–1927, Aug. 2008, doi: [10.1109/TED.2008.926594](https://doi.org/10.1109/TED.2008.926594).
- [14] K. Matsushita, H. Ninomiya, T. Naijo, M. Izumi, and S. Umekawa, "Low gate capacitance IEGT with trench shield emitter (IEGT-TSE) realizing high frequency operation," in *Proc. ISPSD*, Kanazawa, Japan, May 2013, pp. 269–272, doi: [10.1109/ISPSD.2013.6694438](https://doi.org/10.1109/ISPSD.2013.6694438).
- [15] B. J. Baliga, *Fundamentals of Power Semiconductor Device*. New York, NY, USA: Springer, 2008.
- [16] M. Kitagawa, I. Omura, S. Hasegawa, T. Inoue, and A. Nakagawa, "A 4500 V injection enhanced insulated gate bipolar transistor (IEGT) operating in a mode similar to a thyristor," in *IEDM Tech. Dig.*, Washington, DC, USA, Dec. 1993, pp. 679–682, doi: [10.1109/IEDM.1993.347221](https://doi.org/10.1109/IEDM.1993.347221).
- [17] K. Uchid et al., "The influence of surface pit shape on 4H-SiC MOSFETs reliability under high temperature bias tests," *Mat. Sci. Forum*, vol. 858, pp. 840–843, May 2016, doi: [10.4028/www.scientific.net/MSF.858.840](https://doi.org/10.4028/www.scientific.net/MSF.858.840).
- [18] S. Harada, M. Kato, T. Kojima, K. Ariyoshi, Y. Tanaka, and H. Okumura, "Determination of optimum structure of 4H-SiC trench MOSFET," in *Proc. ISPSD*, Bruges, Belgium, Jun. 2012, pp. 253–256, doi: [10.1109/ISPSD.2012.6229071](https://doi.org/10.1109/ISPSD.2012.6229071).
- [19] X. Li et al., "SiC trench MOSFET with integrated self-assembled three-level protection schottky barrier diode," *IEEE Trans. Electron Devices*, vol. 65, no. 1, pp. 347–351, Jan. 2018, doi: [10.1109/TED.2017.2767904](https://doi.org/10.1109/TED.2017.2767904).
- [20] Q. Zhang et al., "CIMOSFET: A new MOSFET on SiC with a superior  $R_{on-Q_{gd}}$  figure of merit," *Mat. Sci. Forum*, vols. 821–823, pp. 765–768, Jun. 2015, doi: [10.4028/www.scientific.net/MSF.821-823.765](https://doi.org/10.4028/www.scientific.net/MSF.821-823.765).
- [21] Q. J. Zhang et al., "Latest results on 1200 V 4H-SiC CIMOSFETs with Rsp.on of 3.9 mΩ×cm<sup>2</sup> at 150 °C," in *Proc. ISPSD*, Hong Kong, May 2015, pp. 89–92, doi: [10.1109/ISPSD.2015.7123396](https://doi.org/10.1109/ISPSD.2015.7123396).
- [22] J. Sun, J. Wei, Z. Zheng, Y. Wang, and K. J. Chen, "Short circuit capability and short circuit induced  $V_{TH}$  instability of a 1.2-kV SiC power MOSFET," *IEEE J. Emerg. Sel. Topics Power Electron.*, vol. 7, no. 3, pp. 1539–1546, Sep. 2019, doi: [10.1109/JESTPE.2019.2912623](https://doi.org/10.1109/JESTPE.2019.2912623).
- [23] J. Wei, M. Zhang, H. Jiang, H. Wang, and K. J. Chen, "Dynamic degradation in SiC trench MOSFET with a floating p-shield revealed with numerical simulations," *IEEE Trans. Electron Devices*, vol. 64, no. 6, pp. 2592–2598, Jun. 2017, doi: [10.1109/TED.2017.2697763](https://doi.org/10.1109/TED.2017.2697763).
- [24] Z. Han, G. Song, Y. Bai, H. Chen, X. Liu, and J. Lu, "A novel 4H-SiC MOSFET for low switching loss and high-reliability applications," *Semicond. Sci. Technol.*, vol. 35, Jul. 2020, Art. no. 85017, doi: [10.1088/1361-6641/ab8fbf](https://doi.org/10.1088/1361-6641/ab8fbf).
- [25] Y. Wen et al., "Design and simulation on improving the reliability of gate oxide in SiC CDMOSFET," *Diamond Related Mater.*, vol. 91, pp. 213–218, Jan. 2019, doi: [10.1016/j.diamond.2018.11.020](https://doi.org/10.1016/j.diamond.2018.11.020).
- [26] J. An and S. Hu, "SiC trench MOSFET with heterojunction diode for low switching loss and high short-circuit capability," *IET Power Electron.*, vol. 12, no. 8, pp. 1981–1985, Jun. 2019, doi: [10.1049/iet-pel.2019.0035](https://doi.org/10.1049/iet-pel.2019.0035).
- [27] J. Wei, M. Zhang, H. Jiang, B. Li, and K. J. Chen, "Gate structure design of SiC trench IGBTs for injection-enhancement effect," *IEEE Trans. Electron Devices*, vol. 66, no. 7, pp. 3034–3039, Jul. 2019, doi: [10.1109/TED.2019.2914298](https://doi.org/10.1109/TED.2019.2914298).
- [28] A. Agarwal, K. Han, and B. J. Baliga, "600 V 4H-SiC MOSFETs fabricated in commercial foundry with reduced gate oxide thickness of 27 nm to achieve IGBT-compatible gate drive of 15 V," *IEEE Electron Device Lett.*, vol. 40, no. 11, pp. 1792–1795, Nov. 2019, doi: [10.1109/LED.2019.2942259](https://doi.org/10.1109/LED.2019.2942259).
- [29] X. Deng et al., "A hybrid-channel injection enhanced modulation 4H-SiC IGBT transistors with improved performance," *IEEE Trans. Electron Devices*, vol. 69, no. 8, pp. 4421–4426, Aug. 2022, doi: [10.1109/TED.2022.3183555](https://doi.org/10.1109/TED.2022.3183555).
- [30] Y.-J. Liu, Y. Wang, Y. Hao, C.-H. Yu, and F. Cao, "4H-SiC trench IGBT with back-side n-p-n collector for low turn-OFF loss," *IEEE Trans. Electron Devices*, vol. 64, no. 2, pp. 488–493, Feb. 2017, doi: [10.1109/TED.2016.2639548](https://doi.org/10.1109/TED.2016.2639548).
- [31] T. Hiyoshi and T. Kimoto, "Reduction of deep levels and improvement of carrier lifetime in n-type 4H-SiC by thermal oxidation," *Appl. Phys. Exp.*, vol. 2, Apr. 2009, Art. no. 41101, doi: [10.1143/APEX.2.041101](https://doi.org/10.1143/APEX.2.041101).
- [32] S. Liu et al., "Anomalous output characteristic shift for the n-type lateral diffused metal-oxide-semiconductor transistor with floating P-top layer," *Appl. Phys. Lett.*, vol. 104, Apr. 2014, Art. no. 153512, doi: [10.1063/1.4872057](https://doi.org/10.1063/1.4872057).