Received 21 September 2022; revised 16 November 2022; accepted 20 November 2022. Date of publication 24 November 2022; date of current version 21 February 2023. The review of this article was arranged by Editor S. Ikeda.

Digital Object Identifier 10.1109/JEDS.2022.3224206

Doping-Free Complementary Metal-Oxide-Semiconductor Inverter Based on N-Type and P-Type Tungsten Diselenide Field-Effect Transistors With Aluminum-Scandium Alloy and Tungsten Oxide for Source/Drain Contact

TAKAMASA KAWANAGO[®]¹ (Member, IEEE), RYOSUKE KAJIKAWA², KAZUTO MIZUTANI², SUNG-LIN TSAI², IRIYA MUNETA[®]² (Member, IEEE), TAKUYA HOSHII² (Member, IEEE), KUNIYUKI KAKUSHIMA² (Member, IEEE), KAZUO TSUTSUI[®]¹ (Senior Member, IEEE), AND HITOSHI WAKABAYASHI[®]² (Senior Member, IEEE)

FIRST, Tokyo Institute of Technology, Yokohama 226-8502, Kanagawa, Japan
Department of Electrical and Electronic Engineering, Tokyo Institute of Technology, Yokohama 226-8502, Kanagawa, Japan

CORRESPONDING AUTHOR: T. KAWANAGO (e-mail: kawanago.t.ab@m.titech.ac.jp)

This work was supported in part by JST CREST under Grant JPMJCR16F4; in part by JSPS Grant-in-Aid for Scientific Research under Grant 20K04616; in part by the Research Grant for Tokyo Tech Challenging Research Award; and in part by the Samco Foundation.

ABSTRACT In this study, we experimentally demonstrated concepts for realizing doping-free Tungsten Diselenide (WSe₂) complementary metal-oxide-semiconductor (CMOS) inverter by developing alloys and compound metals used as source/drain (S/D) contacts. Aluminum – scandium alloy (AlSc) and tungsten oxide (WO_x)-based S/D contacts enable efficient electron and hole injection into WSe₂ for n-type and p-type FET operation because the work function (WF) of AlSc and WOx are aligned to neighboring the conduction and valence band edge of WSe₂, respectively. A dual-gate bias architecture is used to improve electrical characteristics of FETs and enhance CMOS inverter performance after device fabrication. By utilizing AlSc and WO_x-based S/D contacts in conjunction with the dual-gate bias architecture, our fabricated WSe₂ CMOS inverter realized a higher gain at V_{dd} of 1 V or higher than those in the literatures. Furthermore, the fabricated WSe₂ CMOS inverter is operated at a power supply voltage (V_{dd}) of as low as 0.5 V. This study paves the way towards research and development of transition metal dichalcogenides-based devices and circuits.

INDEX TERMS 2D-FETs, CMOS inverter, doping-free, WSe₂.

I. INTRODUCTION

Semiconducting transition metal dichalcogenides (TMDCs) have been the focus of growing interest as channel materials in field-effect transistors (FETs) for next-generation low-power digital electronics [1]. Since a complementary metal-oxide-semiconductor (CMOS) inverter constructed using

pairs of n-type and p-type FETs is a fundamental constituent in modern digital electronics [2], implementation of both ntype and p-type FETs based on semiconducting TMDCs is of particular importance [3]. The two-dimensional (2D) crystal nature of TMDCs provides dangling-bond-free surfaces and enables the manipulation of physical thickness down to



FIGURE 1. Band alignment of WSe₂ and several elemental metals.

a single layer with maintained high mobility of electrons and holes, which is in contrast to conventional bulk silicon (Si) channels [4]. Therefore, TMDCs are suitable for application in low-voltage CMOSFETs and energy-efficient digital electronics [5]. Among various semiconducting TMDCs, tungsten diselenide (WSe₂) is one of the strong candidates for application in CMOSFETs because of its ambipolar transport and high mobility of both electrons and holes [6], [7]. These notable features of WSe₂ make it highly attractive for use in the research and development of CMOSFETs.

One of the challenges is to develop an appropriate source and drain (S/D) contact for operation of both n-type and p-type FETs. Fig. 1 shows band alignment of WSe₂ and several elemental metals [8]. Note that multilayer WSe_2 is suitable as a component of S/D contacts compared with a single layer of WSe₂ [9]. Since the bandgap of WSe₂ decreases with increasing layer number, decreasing barrier height between metal and WSe₂ can be realized [8], [9]. As a result, an efficient carrier injection from S/D to WSe₂ and a higher drain current of FETs are attainable. As summarized in Fig. 1, the work function (WF) of S/D metals should be aligned to the vicinity of the conduction band minimum (CBM) and valence band maximum (VBM) for n-type and p-type operations, respectively [8]. For n-type FET operation, since CBM of multi-layer WSe₂ is quite small (3.5 eV), even with aluminum (Al), which is a representative low-WF metal (4.1 eV), corresponds to the midgap value of WSe₂ [8]. A metal with a lower WF than Al must be adopted for n-type FET operation, however, metals with WF less than 4 eV are chemically unstable, highly reactive, and easily oxidized [10]. It is thus necessary for operating n-type WSe₂ FET to find a metal with a lower WF than Al and has chemical stability. For p-type FET operation, VBM of multi-layer WSe₂ results in 4.83 eV because the bandgap of multi-layer WSe₂ is 1.33 eV [8]. At first glance, high-WF nickel (Ni) or palladium (Pd) is suitable for p-type FET operation, while ambipolar transport characteristics have been reported even in FETs with Ni and Pd as S/D contacts [11]. Therefore, it is important to develop appropriate S/D contacts for stable p-type WSe₂ FET operation.

The central idea and strategy of this study is to use alloys and compound metals in S/D contacts in WSe₂ FETs for n-type and p-type operations. Various material properties including WF, adhesion strength, and chemical stability may be artificially tailored by modulating the compositional ratio or preparation method for alloys and compound metals [12]. In this study, aluminum – scandium alloy (AlSc) is used in S/D contacts for n-type FET operation with WSe2. In contrast to the single-element metals Al and Sc, alloyed AlSc was reported to remarkably improve material properties including low resistivity, high thermal stability, and high immunity to oxidation [13]. It is speculated that the WF of alloyed AlSc is lower than that of Al and is intermediate between those of Al (4.1 eV) and Sc (3.5 eV) [14]. On the other hand, tungsten oxide (WO_x) , which is a transition metal oxide, is utilized as an S/D contact for p-type FET with WSe₂ in this study. WO_x has been adopted as hole-selective layer in photovoltaic devices because of its high work function ranging from 5.3 to 6.5 eV [15]. In addition, UV ozone oxidation of the WSe₂ surface was found to result in the formation of WO_x with high electrical conduction [16]. It can be hypothesized that the formation of WOx at the WSe2 surface is applicable to the formation of S/D contacts for p-type FET operation. In this study, we adopted a doping-free process for the fabrication of both n-type and p-type WSe₂ FETs because 2D crystals are basically incompatible with conventional ion doping technology owing to the restrictions of channel thickness and annealing temperature, which are not the case for bulk Si [17], [18]. The focus is on the fabrication and characterization of n-type and p-type WSe₂ FETs with AlSc and WO_x as the S/D contacts. Of particular interest in this study is on how these S/D contacts fabricated using AlSc and WO_x affect the electrical characteristics of WSe₂ FETs. The effectiveness of our approach is demonstrated in this study through the fabrication and characterization of devices.

II. DEVICE FABRICATION AND EXPERIMENT

The schematics of cross-sectional views of devices and the device concepts considered in this study are shown in Fig. 2. A 50-mm-thick WSe₂ was prepared by mechanical exfoliation. This prepared WSe₂ is thick enough to be regarded as bulk WSe₂ with a bandgap of 1.33eV. Conventional photolithography and etching methods were used for device fabrication, whereas the lift-off process was not utilized in this study. Although electrical characteristics of WSe₂ FETs with the back-gate architecture were mainly investigated, WSe₂ FETs with top-gate structure were also prepared for dual-gate operation that enables the modulation of device performance after device fabrication [19]. The fabrication process and optical images of fabricated WSe₂ FETs are shown in Fig. 3. A heavily doped p-type silicon substrate (p^+-Si) was thermally oxidized to form a 20-nm-thick silicon dioxide (SiO₂) gate dielectric for the back-gate architecture. Mechanically exfoliated WSe₂ was transferred to the substrate using a poly(dimethylsiloxane) (PDMS) elastomer and a micromanipulator [20]. Then, a 15-nm-thick Al₂O₃ layer



→ Equivalent to 2D thin channel with 3D raised S/D contact

FIGURE 2. Schematic cross-sectional views and device concepts in this study.



FIGURE 3. Fabrication process and optical image of fabricated WSe₂ FET.

was formed on the WSe₂ surface by atomic layer deposition (ALD) at 200 °C with H₂O as a passivation layer. Subsequently, a contact hole was opened to form the S/D contact. Next, AlSc (30 nm) was deposited by RF sputtering (RF power, 50 W, process pressure, 0.55 Pa, argon flow rate, 7 sccm, deposition rate, 1 nm/min) for n-type WSe₂ FET. The electrical resistance of deposited AlSc was 184 $\mu\Omega$ -cm. The sputtering target for the compositional ratio of Al_{0.57}Sc_{0.43} was purchased from a commercial supplier. For p-type WSe₂ FET, WO_x was formed on the surface by radical oxidation (microwave power, 500 W, frequency, 2.45 GHz, process pressure, 0.025 Torr, oxygen flow rate, 10 sccm, room temperature, duration, 5 min), followed by Ni deposition by RF sputtering (RF power, 50 W, process 1 nm/min). After the patterning of S/D electrodes, the Al topgate was fabricated on Al₂O₃. Finally, the devices were annealed at 200 °C in forming gas (H₂ : N₂ = 3% : 97%) for 30 min. The gate length between S and D (L_{bg}) was 25 μ m and the length of the top gate (L_{tg}) was 5 μ m. The gate width for n-type and p-type FET were estimated to be 19 µm and 26 µm by optical microscope, respectively. In this study, n-type and p-type FET were not integrated on same wafer but fabricated on individual substrates separately. Proposed fabrication process in this study is based on the deposition of passivation layer on WSe₂ surface, subsequent lithography, and etching of passivation layer for S/D contact hole opening, followed by S/D metal deposition. When the fabrication process of S/D contact for n-type FET is proceeding, WSe₂ channel for p-type FET is completely protected by deposited passivation layer. Moreover, this fabrication process does not require high temperature annealing. For future technology, this presented method is thus promising a way to fabricate both n-type and p-type WSe₂ FETs on the same wafer, simultaneously. The electrical characteristics were measured with a manual probe station in an atmospheric pressure without inert gas purge at room temperature using a precision LCR meter (Agilent E4980 A) and a precision semiconductor parameter analyzer (Agilent 4156 C).

pressure, 2 Pa, argon flow rate, 40 sccm, deposition rate,

III. RESULTS AND DISCUSSION

A. PROPERTIES OF ALSC AND WO_X FOR S/D CONTACTS

Firstly, the WF of $Al_{0.57}Sc_{0.43}$ was investigated using a MOS capacitor (MOSCAP) with a SiO₂ gate dielectric and an ntype Si substrate [21]. A flatband voltage (V_{FB}) of SiO₂/Si MOSCAP is fundamentally determined by the difference in between the WF of the metal gate and the Fermi level of the Si substrate because the effects of fixed charges in the SiO₂ gate dielectric and trap states at the SiO₂/Si interface on V_{FB} are negligibly small, less than 50 mV [2]. Consequently, V_{FB} can be expressed as [2]

$$V_{FB} = \phi_m - \phi_s \tag{1}$$

where ϕ_m is the WF of the gate metal and ϕ_s is the Fermi potential of the Si substrate. The Fermi potential ϕ_s of the Si substrate is defined as [2]

$$\phi_s = -\frac{E_f}{q} \tag{2}$$

where q is electronic charge and E_f is the Fermi level of Si. The Fermi level E_f of n-type Si is defined as [2]

$$E_f - E_i = kT \ln\left(\frac{N_{sub}}{n_i}\right) \tag{3}$$

where E_i is the intrinsic Fermi level, k is Boltzmann's constant, T is the absolute temperature, N_{sub} is the substrate impurity concentration, and n_i is the intrinsic carrier concentration [2]. The WF can be estimated by solving Eq. (1), Eq. (2) and Eq. (3) using measured V_{FB}. Fig. 4(a) shows bidirectional C–V characteristics of SiO₂/Si MOSCAP with



FIGURE 4. (a) Bidirectional C–V characteristics of SiO₂/Si MOSCAP with Al_{0.57}Sc_{0.43} and Al gate. (b) I_d –Vg characteristics of WSe₂ FET with and without WO_x layer.

the Al_{0.57}Sc_{0.43} gate. The C–V characteristics of the Al gate was also shown as a reference in Fig. 4(a). Observed hysteresis was less than 50 mV for both AlSc and Al gate. The substrate impurity concentration of n-type Si was 3×10^{15} cm^{-3} . The low-WF metal induces a negative V_{FB} shift of C-V characteristics and vice versa [21]. The C-V characteristics of the AlSc gate shifted to the negative direction compared with those of the Al gate. This finding indicates that the WF of the AlSc alloy is lower than that of Al metal. By solving (1), (2) and (3), the WF of $Al_{0.57}Sc_{0.43}$ was 3.84 eV. As mentioned in Introduction, the AlSc alloy has a lower WF than Al, which has a WF of 4.1eV. AlSc was found to be a peculiar metallic material that simultaneously satisfies the contradictory properties of being chemically stable and having a low work function. Note that the amount of oxygen inside AlSc depends on the compositional ratio of AlSc [22]. The amount oxygen inside AlSc increases with increasing Sc content and vice versa. Since the work function of AlSc also varied according to the compositional ratio, the modulation of compositional ratio involved in both residual oxygen content and the work function.

Next, the WO_x layer formed by radical oxidation was characterized with the back-gate FET. The transferred WSe₂ was exposed to oxygen radicals to form WO_x at the topmost WSe₂ surface. After that, Ni metal was deposited by RF sputtering to form S/D electrodes. Conventional WSe₂ without WO_x formed was also prepared as a reference. The effect of the WOx layer on Id-Vg characteristics is shown in Fig. 4(b). The ambipolar characteristic was observed in conventional WSe₂ FET without the WO_x layer, which is consistent with a previous report [11]. On the other hand, the drain current of FET with the WO_x layer is almost constant irrespective of back-gate voltage applied. This finding implies that the WO_x layer formed by radical oxidation shows highly doped degenerate semiconductor or metallike conductivity [16]. The same experimental results were also obtained for UV ozone oxidation to form the WO_x layer on the WSe₂ surface [16]. Since WO_x was formed between WSe₂ and the Ni electrode in this study, the current should not flow from WSe₂ through WO_x to the Ni electrode if WO_x is not bulk-conducting. Consequently, bulk conduction within the WO_x layer is considered to be occurred.



FIGURE 5. (a) TEM image and (b) Intensity profiles obtained by EELS of the Ni/WOx/WSe₂ contact interface in p-type FET.

Cross-sectional transmission electron microscopy (TEM) and electron energy-loss spectroscopy (EELS) were conducted to obtain detailed information on the S/D contact structure. Fig. 5(a) and (b) show the TEM image and the intensity profiles of various elements obtained by EELS analysis in the Ni/WO_x/WSe₂ contact interface of p-type FET. The profiled of four elements, namely, oxygen (O), tungsten (W), selenium (Se), and Ni, are presented in Fig. 5 (b) as a function of distance. The oxide layer can be clearly observed between Ni and WSe₂ channel. The film thickness of WO_x was estimated to be about 1.5 nm. Since WO_x was formed at room temperature and resultant thickness was a few nm, prepared WO_x is thought to be amorphous structure [23]. From TEM observation and EELS profiles, the WO_x/WSe₂ interface is considered to be a sharp interface. No structural transition layer was observed. According to a previous study of CIGS (copper indium gallium diselenide) solar cells [24], solid phase metal oxides are produced during the oxidation process of CIGS accompanied by the generation of gas phase SeO₂. Therefore, gas phase SeO_2 and solid phase WO_x are considered to be formed during the oxidation of WSe2. In fact, no Se element was detected in the WO_x layer formed on the surface of WSe_2 by ozone oxidation [25], [26]. It was concluded that the WO_x layer was formed at the topmost part of the WSe2 surface by radical oxidation.

B. CHARACTERIZATION OF FETS AND CMOS INVERTER

The most important experimental results to present our proof of concept in this study are shown in Fig. 6(a). Fig. 6(a) shows the back gate operation of I_d-V_g characteristics in WSe₂ FET with AlSc and WO_x S/D contacts. The ambipolar characteristic of the WSe₂ FET with the Ni S/D contact is also included as a reference. Both n-type and p-type WSe₂ FET operations were clearly demonstrated by applying AlSc and WO_x as the S/D contacts. Obtained threshold voltages for n-type and p-type FET were 0.3V and -1.1V, respectively. Since this study applied the same metal as gate electrodes to both n-type and p-type FET, the difference between threshold voltage of n-type and p-type FET reflects the bandgap of WSe₂. Actually, these difference in



FIGURE 6. (a) Back gate operation of I_d-V_g characteristics in WSe₂ FET with AlSc and WO_x S/D contacts at $|V_{ds}|$ of 0.05 V and 1V. Ambipolar characteristic with Ni S/D contact was also shown. (b) Expected band alignment between WSe₂ and S/D contact metals with AlSc and WO_x.



FIGURE 7. Back gate operation of $I_d - V_d$ characteristics in WSe₂ FET with (a) WO_x and (b) AISc S/D contacts.

threshold voltage well coincides with the bandgap of WSe₂. Utilization of different gate metals is one of the promising approaches to attain the symmetric V_{th} between n-type and p-type FET. The extracted electron and hole mobility including contact resistance in the present WSe2 are 10 and 23 cm²/Vs, respectively. These results are almost consistent with previous study in [27]. The drain current of n-type FET is found to be lower than that of p-type FET. Fig. 6(b) shows expected band alignment between WSe₂ and S/D contact metals with AlSc and WO_x. The work function of WO_x was quoted from the reference [15]. As shown in Fig. 6(b), this lower drain current is considered to be associated with the larger barrier height of n-type FET with AlSc than that of p-type FET with WO_x . On the other hand, the subthreshold slope (SS) of p-type FET is degraded compared with that of n-type FET. This higher SS probably resulted from the difference in WSe2 thickness since the SS increases with increasing thickness of the channel layer [28]. Representative I_d-V_d characteristics by back gate operation are shown in Fig. 7(a) and (b). The linear dependence of drain current at a low drain voltage was clearly observed, as shown in Fig. 7(a) and (b). These findings indicate that the AlSc and WO_x S/D contacts provide ohmic-like characteristics [21]. Fig. 6 and 7 demonstrate the effectiveness of the approach presented in this study.

As previously described, the dual-gate bias architecture enables the modulation of electrical characteristics even after device fabrication [19]. Fig. 8(a) shows the I_d-V_g characteristics of p-type FET as a function of the back gate voltage for various top gate (V_{tg}) values. As shown in Fig. 8(a), the



FIGURE 8. (a) $I_d - V_g$ characteristics of p-type FET as a function of the back gate voltage for various top gate (V_{tg}) values of p-type FET. (b) Transfer characteristics of CMOS inverter as a function of the back gate voltage for various top gate (V_{tg}) values of p-type FET. CMOS inverter gain as a function of the back gate voltage for various top gate (V_{tg}) values of p-type FET is also shown in the inset of Fig. 7(b).

threshold voltage (V_{th}) and SS were controllable after device fabrication owing to the dual-gate bias architecture [19]. Degradation of SS for pFET was improved by applying the appropriate top-gate voltage [19].

As a result, SS of p-type FET was recovered and became identical to SS of n-type FET for 160 mV/dec. This improvement of SS by applying the positive bias at top gate results from the increase in depletion layer width underneath the top gate. This increase in depletion layer width corresponds to the decrease in the physical thickness of the channel layer [28]. Since the Al top gate was formed without any overlap between the gate electrode and the S/D contacts, this structure is similar to that of the Silicon on Thin Box (SOTB) MOSFET with a raised S/D region [19]. It is quite important to investigate the characteristics of CMOS inverters because both n-type and p-type WSe₂ FET operations were demonstrated. Fig. 8(b) shows the transfer characteristics of the CMOS inverter as a function of the back gate voltage for various top gate (V_{tg}) values of p-type FET. Note that the top gate voltage for n-type FET was fixed to 0 V to maintain the SS of 160 mV/dec in n-type FET. Operation of the CMOS inverter was clearly observed with the fabricated n-type and p-type WSe2 FETs. The through current in the CMOS inverter (I_{dd}) and the CMOS inverter gain as a function of top gate voltage for p-type FET are also shown in Fig. 8(b) and its inset, respectively. The gain of the CMOS inverter can be estimated as $Gain = dV_{out}/dV_{in}$ [2]. The reduction of Idd and the increase in gain were demonstrated in these experiments. These results are attributed to the improvement of the subthreshold characteristics of p-type FET by applying the positive bias at top gate and the resultant symmetric Id-Vg characteristics of n-type and p-type FET. The dual-gate bias architecture enhances the performance of the CMOS inverter after device fabrication. These improvement and enhancement cannot be realized with back gate alone. Fig. 9(a) and (b) show the transfer characteristics and the gain of CMOS inverter as functions of power supply voltage (V_{dd}), respectively. The operation of the CMOS inverter was observed at V_{dd} of as low as 0.5 V, as shown in Fig. 9(a) and (b), which was realized



FIGURE 9. Transfer characteristics and (b) gain of CMOS inverter as functions of power supply voltage (V_{dd}).



FIGURE 10. Gain as a function of supply voltage (V_{dd}) of fabricated WSe₂ CMOS inverter in this study along with other those of WSe₂ CMOS inverters from the literatures.

by developing the alloy and compound-metal-based S/D contacts.

Finally, gain as a function of supply voltage (V_{dd}) of fabricated WSe₂ CMOS inverter in this study along with other those of WSe₂ CMOS inverters from the literatures as comparisons are shown together in Fig. 10 [27], [29], [30], [31], [32], [33]. Our fabricated CMOS inverter was found to attain a higher gain at V_{dd} of 1 V or higher than those in the literatures. On the other hand, the gain of the CMOS inverter was limited to 5 at a low V_{dd} of 0.5 V and was lower than that of our previous work [32]. This small gain is associated with the 20-nm-thick SiO₂ layer of the back-gate structure. Note that CMOS inverter characteristics can be further improved by establishing the appropriate compositional ratio and preparation method for alloys and compound metals for S/D contacts in WSe₂ FETs. In particular, the AlSc alloy with higher Sc concentration is anticipated to show a WF lower than 3.84 eV of $Al_{0.57}Sc_{0.43}$, resulting in a higher drain current of n-type FET owing to the decreased barrier height. These are the issues that remain to be addressed in our future work.

IV. CONCLUSION

In this study, we demonstrated the concepts for realizing doping-free WSe_2 CMOS inverters with alloys and compound metals used as S/D contacts. The use of AlSc and WO_x-based S/D contacts resulted in the operation of both n-type and p-type WSe₂ FETs. FET characteristics including in V_{th} and SS were electrically tunable by using the dual-gate bias architecture after device fabrication. By using the established S/D contact and dual-gate bias architecture, we experimentally demonstrated the operation of CMOS inverter with high gain. Moreover, the fabricated WSe₂ CMOS inverter was operated at a V_{dd} as low as 0.5 V. This study opens up interesting directions for research and development of TMDC-based devices and circuits.

REFERENCES

- Q. H. Wang, K. K. Zadeh, A. Kis, J. N. Coleman, and M. S. Strano, "Electronic and optoelectronics of two-dimensional transition metal dichalcogenides," *Nat. Nanotechnol.*, vol. 7, pp. 699–712, Nov. 2012. [Online]. Available: https://doi.org/10.1038/nnano.2012.193
- [2] Y. Taur and T. H. Ning, Fundamentals of Modern VLSI Devices. Cambridge, MA, USA: Cambridge Univ. Press, 1998, pp. 1–469.
- [3] Z. Ahmed et al., "Introducing 2D-FETs in device scaling roadmap using DTCO," in *Proc. IEEE Int. Electron Devices Meeting*, San Francisco, CA, USA, Dec. 2020, pp. 22.5.1–22.5.4, doi: 10.1109/IEDM13553.2020.9371906.
- [4] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis, "Single-layer MoS₂ transistors," *Nat. Nanotechnol.*, vol. 6, pp. 147–150, Jan. 2011. [Online]. Available: https://doi.org/10.1038/ nnano.2010.279
- [5] G. Fiori et al., "Electronics based on two-dimensional materials," *Nat. Nanotechnol.*, vol. 9, pp. 768–779, Oct. 2014. [Online]. Available: https://doi.org/10.1038/nnano.2014.207
- [6] V. Podzorov, M. E. Gershenson, C. Kloc, R. Zeis, and E. Bucher, "High-mobility field-effect transistors based on transition metal dichalcogenides," *Appl. Phys. Lett.*, vol. 84, no. 17, pp. 3301–3303, Apr. 2004. [Online]. Available: https://doi.org/10.1063/1.1723695
- [7] D. Akinwande et al., "Graphene and two-dimensional materials for silicon technology," *Nature*, vol. 573, pp. 507–518, Sep. 2019. [Online]. Available: https://doi.org/10.1038/s41586-019-1573-9
- [8] D. S. Schulman, A. J. Arnold, and S. Das, "Contact engineering for 2D materials and devices," *Chem. Soc. Rev.*, vol. 47, no. 9, pp. 3037–3058, Mar. 2018, doi: 10.1039/c7cs00828g.
- [9] Y. Liu, X. Duan, Y. Huang, and X. Duan, "Two-dimensional transistors beyond graphene and TMDCs," *Chem. Soc. Rev.*, vol. 47, pp. 6388–6409, Aug. 2018, doi: 10.1039/c8cs00318a.
- [10] C. G. Tang et al., "Multivalent anions as universal latent electron donors," *Nature*, vol. 573, pp. 519–525, Sep. 2019. [Online]. Available: https://doi.org/10.1038/s41586-019-1575-7
- [11] S. Das and J. Appenzeller, "WSe₂ field effect transistors with enhanced ambipolar characteristics," *Appl. Phys. Lett.*, vol. 103, Sep. 2013, Art. no. 103501. [Online]. Available: https://doi.org/10. 1063/1.4820408
- [12] K. Ohmori et al., "Influences of annealing in reducing and oxidizing ambients on flatband voltage properties of HfO₂ gate stack structures," *J. Appl. Phys.*, vol. 101, Apr. 2007, Art. no. 84118. [Online]. Available: https://doi.org/10.1063/1.2721384
- [13] S.-I. Ogawa and H. Nishimura, "A novel AI-Sc (scandium) alloy for future LSI interconnection," in *Proc. IEEE Int. Electron Devices Meeting*, Washington, DC, USA, Dec. 1991, pp. 277–280, doi: 10.1109/IEDM.1991.235449.
- [14] M. Hasan, H. Park, H. Yang, H. Hwang, H.-S. Jung, and J.-H. Lee, "Ultralow work function of scandium metal gate with tantalum nitride interface layer for n-channel metal oxide semiconductor application," *Appl. Phys. Lett.*, vol. 90, Mar. 2007, Art. no. 103510. [Online]. Available: https://doi.org/10.1063/1.2711398
- [15] H. Ali et al., "Thermal stability of hole-selective tungsten oxide: In situ transmission electron microscopy study," *Sci. Rep.*, vol. 8, Aug. 2018, Art. no. 12651. [Online]. Available: https://doi.org/10.1038/s41598-018-31053-w
- [16] A. Borah, A. Nipane, M. S. Choi, J. Hone, and J. T. Teherani, "Low-resistance p-Type ohmic contacts to ultrathin WSe₂ by using a monolayer dopant," ACS Appl. Electron. Mater., vol. 3, pp. 2941–2947, Jun. 2021. [Online]. Available: https://doi.org/10. 1021/acsaelm.1c00225

- [17] G. Gupta, B. Rajasekharan, and R. J. E. Hueting, "Electrostatic doping in semiconductor devices," *IEEE Trans. Electron Devices*, vol. 64, no. 8, pp. 3044–3055, Aug. 2017, doi: 10.1109/TED.2017.2712761.
- [18] S. Cristoloveanu, K. H. Lee, H. Park, and M. S. Parihar, "The concept of electrostatic doping and related devices," *Solid-State Electron.*, vol. 155, pp. 32–43, May 2019. [Online]. Available: https://doi.org/ 10.1016/j.sse.2019.03.017
- [19] R. Tsuchiya et al., "Controllable inverter delay and suppressing V_{th} fluctuation technology in silicon on thin BOX featuring dual back-gate bias architecture," in *Proc. IEEE Int. Electron Devices Meeting*, Washington, DC, USA, Dec. 2007, pp. 475–478, doi: 10.1109/IEDM.2007.4418977.
- [20] T. Kawanago and S. Oda, "Utilizing self-assembled-monolayer-based gate dielectrics to fabricate molybdenum disulfide field-effect transistors," *Appl. Phys. Lett.*, vol. 108, Jan. 2016, Art. no. 41605. [Online]. Available: https://doi.org/10.1063/1.4941084
- [21] S. M. Sze, *Physics of Semiconductor Devices*, 3rd ed. New York, NY, USA: Wiley, 2007, pp. 1–815.
- [22] Z. Ding, X. Cao, Q. Jia, and X. Zhang, "Preparation and performance of AlSc alloy targets," in *Proc. AIP Conf.*, Mar. 2022, Art. no. 20029. [Online]. Available: https://doi.org/10.1063/5.0079119
- [23] M. Juelsholt et al., "Size-induced amorphous structure in tungsten oxide nanoparticles," *Nanoscale*, vol. 13, no. 47, pp. 20144–20156, Nov. 2021, doi: 10.1039/d1nr05991b.
- [24] A. M. K. Gustafsson, M. R. S. J. Foreman, and C. Ekberg, "Recycling of high purity selenium from CIGS solar cell waste materials," *Waste Manage.*, vol. 34, pp. 1775–1782, Oct. 2014. [Online]. Available: http://dx.doi.org/10.1016/j.wasman.2013.12.021
- [25] M. Yamamoto et al., "Self-limiting layer-by-layer oxidation of atomically thin WSe₂," *Nano Lett.*, vol. 15, no. 3, pp. 2067–2073, Feb. 2015, doi: 10.1021/nl5049753.

- [26] S. Yang, G. Lee, and J. Kim, "Selective p-doping of 2D WSe₂ via UV/ozone treatments and its application in field-effect transistors," ACS Appl. Mater. Interfaces, vol. 13, pp. 955–961, Dec. 2021. [Online]. Available: https://dx.doi.org/10.1021/acsami.0c19712
- [27] L. Kong et al., "Doping-free complementary WSe₂ circuit via van der waals metal integration," *Nat. Commun.*, vol. 11, p. 1866, Apr. 2020. [Online]. Available: https://doi.org/10.1038/s41467-020-15776-x
- [28] N. Fang and K. Nagashio, "Accumulation-mode two-dimensional field-effect transistor: Operation mechanism and thickness scaling rule," ACS Appl. Mater. Interfaces, vol. 10, pp. 32355–32364, Aug. 2018. [Online]. Available: https://doi.org/10.1021/acsami. 8b10687
- [29] L. Yu et al., "High-performance WSe₂ complementary metal oxide semiconductor technology and integrated circuits," *Nano Lett.*, vol. 15, pp. 4928–4934, Jul. 2015. [Online]. Available: https://doi.org/10.1021/ acs.nanolett.5b00668
- [30] W.-M. Kang, I.-T. Cho, J. Roh, C. Lee, and J.-H. Lee, "High-gain complementary metal-oxide-semiconductor inverter based on multi-layer WSe₂ field effect transistors without doping," *Semicond. Sci. Technol.*, vol. 31, no. 10, Sep. 2016, Art. no. 105001. [Online]. Available: http:// dx.doi.org/10.1088/0268-1242/31/10/105001
- [31] C.-S. Pang and Z. Chen, "First demonstration of WSe₂ CMOS inverter with modulable noise margin by electrostatic doping," in *Proc. 76th Device Res. Conf. (DRC)*, Santa Barbara, CA, USA, Aug. 2018, pp. 231–232, doi: 10.1109/DRC.2018.8442258.
- [32] T. Kawanago et al., "Experimental demonstration of high-gain CMOS inverter operation at low V_{dd} down to 0.5 V consisting of WSe₂ n/p FETs," Jpn. J. Appl. Phys. vol. 61, Feb. 2022, Art. no. SC1004. [Online]. Available: https://doi.org/10.35848/1347-4065/ac3a8e
- [33] M. Tosun et al., "High-gain inverters based on WSe₂ complementary field-effect transistors," ACS Nano., vol. 8, no. 5, pp. 4948–4953, Mar. 2014. [Online]. Available: https://doi.org/10.1021/nn5009929