TSINGHUA SCIENCE AND TECHNOLOGY ISSN 1007-0214 08/10 pp 87–94 DOI: 10.26599/TST.2018.9010030 Volume 23, Number 1, February 2018

A 12-bit 250-MS/s Charge-Domain Pipelined Analog-to-Digital Converter with Feed-Forward Common-Mode Charge Control

Zongguang Yu, Xiaobo Su, Zhenhai Chen*, Jiaxuan Zou, Jinghe Wei, Hong Zhang, and Yan Xue

Abstract: A feed-forward Common-Mode (CM) charge control circuit for a high-speed Charge-Domain (CD) pipelined Analog-to-Digital Converter (ADC) is presented herein. This study aims at solving the problem whereby the precision of CD pipelined ADCs is restricted by the variation in input CM charge, which can compensate for CM charge errors caused by a variation in CM charge input in real time. Based on the feed-forward CM charge control circuit, a 12-bit 250-MS/s CD pipelined ADC is designed and realized using a 1P6M 0.18- μ m CMOS process. The ADC achieved a Spurious Free Dynamic Range (SFDR) of 78.1 dB and a Signal-to-Noise-and-Distortion Ratio (SNDR) of 64.6 dB for a 20.1-MHz input; a SFDR of 74.9 dB and SNDR of 62.0 dB were achieved for a 239.9-MHz input at full sampling rate. The variation in signal-to-noise ratio was less than 3 dB over a 0–1.2 V input CM voltage range. The power consumption of the prototype ADC is only 85 mW at 1.8 V supply, and it occupies an active die area of 2.24 mm².

Key words: pipelined analog-to-digital converter; charge domain; low power; feed-forward control

1 Introduction

Pipelined Analog-to-Digital Converters (ADCs) are widely used in wireless communication fields that require high sampling rates and high resolution^[1]. The performance of reported pipelined ADCs has been continuously improved owing to the rapid development of CMOS technology and design methodology over the past decades. Pipeline ADCs based on conventional Switched-Capacitor (SC) circuitry have achieved a resolution of up to 14 bits with sampling rate of over 500 MSPS^[2,3]. However, pipeline ADCs consume high power because of their reliance on the high gain-bandwidth operational amplifier (op-amps). Digital calibration assisted SC circuitry is used as a good solution to significantly alleviate the power consumption in the design of high-speed and highresolution pipelined ADCs^[4]. However, its calibration algorithms are complex and consume considerable chip area and power. Other novel attempts at power consumption reduction include using a pipelined SAR structure as an effective way to minimize the number of op-amps in the design of pipeline ADCs^[5,6]. Dynamic source follower, zero crossing, or virtual ground reference buffer-based SC pipelined ADCs^[7-9] are also effective solutions that eliminate op-amps to achieve low power consumption. However, compared with digital calibration-assisted SC circuitry, these solutions are not mature enough for the design of high-speed and high-resolution pipelined ADCs.

The Charge-Domain (CD) pipelined ADC based on Boosted Charge Transfer (BCT) is a new architecture that achieves high speed and consumes very low power in commercial CMOS processes^[10]. However, the charge transfer process of the BCT circuit may be seriously influenced by Process Voltage Temperature

[•] Zongguang Yu, Xiaobo Su, and Jiaxuan Zou are with the Department of Microelectronics, Xidian University, Xi'an 710071, China.

[•] Zhenhai Chen, Jinghe Wei, and Yan Xue are with the No. 58 Research Institute, China Electronic Technology Group Corporation, Wuxi 214035, China. E-mail: diaoyuds@126.com.

Hong Zhang is with School of Electronics and Information Engineering, Xi'an Jiaotong University, Xi'an 710049, China.
 * To whom correspondence should be addressed.

Manuscript received: 2016-12-29; accepted: 2017-05-24

(PVT) variations and Common-Mode (CM) charge The CD pipeline ADC reported in Ref. errors. [10] adopts power-on calibration and complicated CM control techniques to ensure design precision. However, power-on calibration cannot calibrate the deviations caused by the power supply and temperature variations in real time. The pseudo-differential-assisted and replica-controlled PVT insensitive BCT circuit reported in Refs. [11-14] effectively calibrates the CM charge deviations caused by PVT variations. However, these BCT circuits only control the CM charge errors introduced during the charge transfer process; the input CM charge error from outside the ADC cannot be either processed or controlled. As no op-amp is used at the front end of the CD pipelined ADC, variations in input CM charge will directly cause a CM charge error and restrict the precision of CD pipelined ADCs.

In this study, a feed-forward CM charge control circuit is proposed to eliminate the variations in input CM charge caused by fluctuations from outside the ADC. This circuit can compensate for CM charge errors caused by the variations in CM charge input in real time. Based on the feed-forward CM charge control circuit, a low power 12-bit 250-MS/s CD pipelined ADC was designed and tested after fabrication.

2 CM Analysis of CD Pipelined ADC Substage

The structure of a typical BCT-based CD pipelined stage is shown in Fig. $1a^{[11,12]}$. It comprised a charge storage node Xn, two charge storage capacitors C_c and C_s , a sub-ADC, a sub digital-to-analog converter (sub-DAC), a charge transfer circuit St, and a reset switch Sr. Figure 1b illustrates the operation waveform. At



Fig. 1 Diagram of CD pipelined sub-stage and its operation waveform.

t0, Q_i begins to transfer into Xn and the voltage of Xn ($V_{Xn}(0)$) drops gradually. At t1, the charge transfer of Q_i is completed; assuming no charge leakage, the voltage of Xn remains constant and the sub-ADC generates the quantization results D(n). At t2, D(n) is passed to the sub-DAC of this stage to generate voltage V_{dac} for charge subtraction. V_{dac} is then connected to C_s and results in the residue charge Q_{out} . At t3, St is open and Q_{out} will be transferred to the next pipelined stage. At t4, St is closed, charge transfer process is completed, and the voltage of Xn ($V_{Xn}(4)$) is kept constant. At t5, Sr resets Xn to $V_{Xn}(0)$. At t6, after the resetting of Xn is completed, the whole clock period for CD pipelined stage is finished.

The charge relation of the circuit in Fig. 1a is

 $Q_{\text{out}} = Q_{\text{i}} + C_{\text{s}} \cdot \Delta V_{\text{dac}} + (C_{\text{c}} + C_{\text{s}}) \cdot (V_{\text{Xn}}(0) - V_{\text{Xn}}(4)) + C_{\text{c}} \cdot (V_{\text{c}}(4) - V_{\text{c}}(0)) = Q_{\text{i}} + C_{\text{s}} \cdot \Delta V_{\text{dac}} + Q_{\text{c}}$ (1)
where $Q_{\text{c}} = (C_{\text{c}} + C_{\text{s}}) \cdot (V_{\text{Xn}}(0) - V_{\text{Xn}}(4)) + C_{\text{c}} \cdot (V_{\text{c}}(4) - V_{\text{c}}(0))$ is a constant that has no relation with Q_{i} . When
Fig. 1a is implemented in fully differential form, the
output CM charge of the CD pipelined stage is

$$Q_{\text{cmout}} = (Q_{\text{i}} + C_{\text{s}} \cdot \Delta V_{\text{dac}} + 2Q_{\text{c}} + 2Q_{\text{icm}} - Q_{\text{i}} + C_{\text{s}} \cdot (V_{\text{Fdac}} - \Delta V_{\text{dac}}))/2 = Q_{\text{icm}} + C_{\text{s}} \cdot V_{\text{Fdac}}/2 + Q_{\text{c}}$$
(2)

where V_{Fdac} is the full output range of sub-DAC and Q_{icm} is the input CM charge. Equation (2) shows that the output CM charge comprised three parts, namely, the input CM charge, the sub-DAC incremental charge $C_{\text{s}} \cdot V_{\text{Fdac}}/2$, and the constant charge Q_{c} introduced during the charge transfer process.

Ideally, the output CM charge Q_{cmout} of all sub-stages in the CD pipelined ADC should be kept constant; however, owing to the PVT variation, the CM charge Q_{cmout} fluctuates and extensively reduces the input signal range of the ADC. Assuming that the sub-stage shown in Fig. 1 is the *N*-th stage of a CD pipelined ADC, the CM charge can then be rewritten as

$$Q_{cmout}(N) = Q_{icm}(N-1) + C_{s} \cdot \Delta V_{Fdac}/2(N) + Q_{c}(N) = Q_{icm}(N-1) + Q_{dac}(N) + Q_{c}(N) = Q_{icm}(N-2) + Q_{dac}(N-1) + Q_{c}(N-1) + Q_{dac}(N) + Q_{c}(N) = Q_{cmout}(SH) + Q_{dac}(1) + Q_{c}(1) + \dots + Q_{dac}(N-1) + Q_{c}(N-1) + Q_{dac}(N) + Q_{c}(N) = Q_{icm} + Q_{c}(SH) + Q_{dac}(1) + Q_{c}(1) + \dots + Q_{dac}(N-1) + Q_{c}(N-1) + Q_{dac}(N) + Q_{c}(N) = Q_{icm} + Q_{c}(SH) + Q_{dac}(1) + Q_{c}(1) + \dots + Q_{dac}(N-1) + Q_{c}(N-1) + Q_{dac}(N) + Q_{c}(N)$$
(3)

where $Q_{\text{cmout}}(\text{SH})$ is the CM output of the sample and holds (SH) circuit of the CD pipelined ADC, Q_{icm} is

the CM charge corresponding to the analog input CM voltage before the SH, and $Q_c(SH)$ is the constant charge introduced by the charge transfer process from the SH circuit to first stage of the CD pipelined ADC.

As C_s is constant and V_{Fdac} is provided by the voltage reference of sub-DAC, the variation in Q_{dac} in all substages can be ignored. The PVT insensitive BCT circuit reported in Refs. [11–14] can be used to accurately control the variation in CM charge caused by the variation in Q_c in the SH circuit and the N - 1 CD pipelined sub-stages. Q_{icm} is determined by the analog input CM voltage and the sampling capacitors. Opamps with very good CM rejection ratios, which must be used in the SC circuitry, are eliminated from the SH circuit. The CM rejection ability of the input front end in the CD pipelined ADC is very poor. To control the variation in Q_{icm} and improve the resolution of CD pipelined ADCs, a feed-forward CM charge control circuit is proposed in this study.

3 Feed-Forward CM Charge Control Circuit

3.1 Circuit structure

The circuit structure of the proposed feed-forward CM charge control circuit used in N-th stage of the CD pipelined ADC is shown in Fig. 2a. When a variation in CM output charge from the BCT circuit in the Nth stage circuitry is detected, it is compensated in real time in the BCT circuit in (N+1)-th stage circuitry using the feed-forward CM charge control circuit. A dynamic compensation relation is formed by the variation in CM charge between the BCT circuits in the two connective stage circuits. The feed-forward CM charge control circuit comprised an Error Amplifier (EA), and CM adjusts the circuit. EA is used to detect the variation in CM output voltage of the (N-th) stage circuitry and compare it with the reference voltage to get the input CM error. Then, the CM adjust circuit generates the control voltage $V_{\rm FF}$ according to the input CM error. $V_{\rm FF}$ is used to change the bias condition of the BCT circuit in the (N+1)-th stage circuit and compensate for the CM charge error caused by the variation in input CM voltage.

The control scheme of the feed-forward CM charge control circuit to the replica-controlled BCT circuit is shown in Fig. 2b. The status of charge transfer in the BCT circuit is changed by the newly added NMOS M_{1FF} , which is controlled by V_{FF} . In BCT circuits, the



Fig. 2 Circuit structure of the feed-forward circuit and its control scheme in BCT.

status of the charge transfer MOSFET M_T is determined by its gate voltage $V_{\rm G}$ during the period t3-t4 in Fig. 1b. $V_{\rm G}$ is determined by the quiescent operating point of the cascade amplifier comprised of M1, M2, and M3. When the BCT circuit closes, the equivalent resistance of M₁ will change according to the fluctuations in the input CM charge; this leads to a variation in $V_{\rm G}$ and generates charge transfer error. When the newly added NMOS M_{1FF} is introduced, V_G is determined by the quiescent operating points of M1FF, M1, M2, and M3. Assuming that an input CM charge error introduced in the BCT causes a reduction in the equivalent resistance of M₁ and $V_{\rm FF}$ controls increase the equivalent resistance of M_{1FF} accordingly, the parallel equivalent resistance of M_1 and M_{1FF} can still be constant. V_G remains constant because M₁ and M_{1FF} are constant. In this way, the CM charge error caused by the variation in input CM voltage can be compensated in real time.

Two vital parts must be accurately handled in the feed-forward CM charge control circuit, as illustrated in Fig. 2b. First, the input CM charge error should be precisely measured. Second, the CM error should be precisely compensated to keep the parallel equivalent resistances of M_1 and M_{1FF} constant. A CM voltage

insensitive differential detect and amplify circuit is used to measure the input CM charge error in this design. In addition, the CM adjust circuit is implemented in a programmable form to achieve precise compensation; the CM adjust circuit can adjust the coefficient of feedforward compensation in the application environment.

3.2 Circuit implementation

If a traditional voltage sampling switch is used and no isolation is introduced to sample the charge signal, the input charge signals $Q_{\text{outN,P}}$ and $Q_{\text{outN,N}}$ are coupled to C_1 and C_2 , respectively; these charge signals introduce a charge detection error. To avoid this, charge sensors are used to isolate the charge package signal from the input sampling capacitors C_1 and C_2 . Figure 3a shows the error detection and amplification circuit; the circuit comprised four charge sensors, a CM voltage insensitive high-speed SC differential voltage sampling network, and a fully differential amplifier with the gain of A_d . The charge sensor is shown in the dashed box. It is a clock-controlled source follower. M₃ can be implemented using a low- $V_{\rm th}$ transistor to reduce the voltage drop of the source follower. A fully differential amplifier can be realized by traditional differential amplifier that has been used.



(a) Error detect and amplify circuit



Fig. 3 Circuit implementation of the feed-forward circuit.

Tsinghua Science and Technology, February 2018, 23(1): 87-94

Figure 3b shows the circuit structure of the programmable CM adjust circuit; the circuit comprised a PMOS current mirror, differential input pair, bias circuit, and 6-bit programmable DAC. The transconductance of the CM adjust circuit is controlled by the current relation between I_c , I_{b1} , and I_{b2} , where I_c is controlled by the 6-bit current DAC. The MOSFET, M₁ and M₂, used in the differential input pair is biased and worked in the linear region. Assuming R1=R2=Rs, we can get the transconductance of the CM adjust circuit as

$$G_{\rm m} = \frac{G_{\rm m2}}{1 + G_{\rm m2} \cdot \text{Rs}} = \frac{1}{\frac{1}{G_{\rm m2}} + \text{Rs}} = \frac{1}{\frac{2 \cdot u_{\rm n} \cdot C_{\rm ox} \cdot (W/L)}{I_{\rm b1} + I_{\rm c}} + \text{Rs}}$$
(4)

where G_{m2} is the transconductance of the CM adjust circuit without R1 and R2. It can be seen from Eq. (4) that the transconductance of the CM adjust circuit can be precisely adjusted by R1, R2, and I_c . In practical application, the 6-bit current DAC that controls I_c is adjusted by the SPI port when the ADC is in test mode, so that compensation for the input CM charge error can be optimized.

4 12-bit 250 MS/s CD Pipelined ADC

A block diagram of the 12-bit CD pipelined ADC based on the proposed feed-forward CM charge control circuit is shown in Fig. 4. The 12-bit CD pipelined ADC comprised a high-speed low-distortion SH circuit, two 2.5-bit CD sub-stages, five consecutive 1.5-bit CD substages, and a final 3-bit flash. The input differential analog voltage signals, V_{iN} and V_{iP} , are first sampled and converted into charge package signals, Q_{iN} and Q_{iP} , by sample and hold (S&H), respectively. Q_{iN} and Q_{iP} are then processed stage by stage via eight CD sub-stages and the final flash ADC. Finally, digital correction logic obtains the 19-bit quantization output from all the sub-stages and generates the final 12-bit output code. Two feed-forward CM charge control



Fig. 4 Block diagram of the 12-bit CD ADC.

circuits, which are controlled by non-overlapping two clock phases, are used in the 12-bit CD pipelined ADC. The first stage feed-forward CM charge control circuit (st1) is used between the first and second CD pipelined sub-stages, and the second (st2) is used between the second and third CD pipelined sub-stages. As the influence of the input error to the pipelined stage is relaxed stage by stage, the fourth pipelined stage does not require the feed-forward CM charge control circuit.

5 Experimental Results

The prototype 12-bit CD pipelined ADC based on the proposed feed-forward CM charge control circuit was fabricated using a 1.8-V IP6M 180-nm CMOS process. The die photograph is shown in Fig. 5. The central part comprises the SH circuit and the tapered CD pipeline sub-stages, the clock buffer and digital error correction logic block are at the bottom, the replica-controlled circuit is at the top, and the bandgap reference voltage generator and reference buffer op-amps are shown on the right. The total active area, excluding the PAD and ESD cells, is approximately 1.4 mm \times 1.6 mm, whereas the active area of the SH circuit and CD pipeline sub-stages is approximately 0.8 mm \times 1.6 mm.

The measured Fast Fourier Fransform (FFT) spectra with input frequencies of 20.1 MHz and 239.9 MHz at



Fig. 5 Die photograph of the 12-bit ADC.

250 MS/s are shown in Fig. 6a. The measured Signalto- Noise Ratio (SNR) is 65.3 dB, the Spurious Free Dynamic Range (SFDR) is 78.1 dB, and the Signalto-Noise-and-Distortion Ratio (SNDR) is 64.6 dB for an input frequency of 20.1 MHz. The measured SNR is 62.8 dB, the SFDR is 74.9 dB, and the SNDR is 62.0 dB for an input frequency of 239.9 MHz. The measured nonlinearity of the ADC is shown in Fig. 6b. The maximum Integral NonLinearity (INL) is +1.6/–1.75 LSB, and the maximum Differential NonLinearity (DNL) is +0.45/–0.4 LSB. The INL graph shows large transitions in code at the six thresholds of the 2.5-bit first stage of the pipelined ADC.

The measured dynamic performance versus input CM voltage level and the amplitude of the 20.1-MHz input at 250 MS/s are shown in Figs. 6c and 6d, respectively. The central input CM voltage of the prototype 12-bit ADC is 0.6 V; it can be seen from Fig. 6c that the variation in SNR for the ADC is less than 3 dB for an input CM level over the 0–1.2 V range. In addition, it can be seen from Fig. 6d that the SNR of the ADC increases linearly with the input amplitude from –63 to –3 dB, which shows very good linearity.

The measured performances of the prototype ADC are compared with those of the recently reported 12-bit $ADCs^{[15-18]}$, as summarized in Table 1. The 12-bit, 250-MS/s CD pipelined ADC based on the proposed feed-forward CM charge control circuit exhibits a power efficiency of 237 fJ/step, which is very good when compared with the recently reported 130-nm, 12-bit ADCs.

6 Conclusion

A feed-forward CM charge control circuit for a highspeed CD pipelined ADC is presented in the paper. It solves the problem whereby the precision of CD pipelined ADCs is restricted by the variation in input

	Year	Sampling rate (MS/s)	Technology (nm)	DNL/INL (LSB)	SNR/SFDR (dB)	Power (mW)	FOM (fJ/step)	Active area (mm ²)
This work	2016	250	180	0.45/1.7	65.3/78.1 (Fin = 20.1 MHz)	85	237	2.24
Ref. [9]	2015	250	65	0.7/1.1	67/84 (Fin = 12.1 MHz)	50	107	2.40
Ref. [15]	2011	150	65	0.5/0.7	67/81 (Fin = 3.79 MHz)	48	194	0.78
Ref. [16]	2012	270	130	0.5/0.8	63.7/76.1 (Fin = 10.1 MHz)	250	1532	1.70
Ref. [17]	2014	200	55	0.6/1.0	64.9/82.9 (Fin = 1 MHz)	30.7	111	0.28
Ref. [18]	2016	650	130	0.4/0.6	65/- (simulation) (Fin = $61 MHz$)	502	1045	_

Table 1Performance summary.



Fig. 6 Measured results from the prototype ADC.

CM charge and compensation for the CM charge errors caused by the variation in input CM charge in real time. A 12-bit, 250-MS/s CD pipelined ADC was designed and realized based on the feed-forward CM charge control circuit. The ADC achieved an SFDR of 78.1 dB and SNDR of 64.6 dB for a 20.1-MHz input at full sampling rate. The variation in SNR was less than 3 dB for a CM input voltage over the range 0–1.2 V. The power consumption of the prototype ADC is only 85 mW and the prototype occupies an active die area of 2.24 mm². The test results show that the proposed feedforward CM charge control circuit accurately rejects the variations in input CM charge.

Acknowledgment

This work was supported by National Natural Science Foundation of China under grant No. 61704161 and Key Project of Natural Science of Anhui Provincial Department of Education under grant No. KJ2017A396.

References

 Q. X. Zhao, L. Xu, Y. M. Mao, S. P. Leng, G. Y. Min, J. Hu, and N. Najjari, Service-oriented wireless multimedia multicasting with partial frequency reuse, *Tsinghua Science and Technology*, vol. 21, no. 6, pp. 598–609, 2016.

- [2] A. M. A. Ali, H. Dinc, P. Bhoraskar, C. Dillon, S. Puckett, B.Gray, C. Speir, J. Lanford, J. Brusilius, P. R. Derounian, et. al., A 14-b 1 GS/s RF sampling pipelined ADC with background calibration, *IEEE Journal of Solid-State Circuits*, vol. 49, no. 12, pp. 2857–2867, 2014.
- [3] M. El-Chammas, X. P. Li, S. Kimura, J. Coulon, J. Hu, D. Smith, P. Landman, and M. Weaver, A 90 dB SFDR 14-b 500 MS/s BiCMOS switched-current pipelined ADC, presented at the 2015 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 2015.
- [4] W. T. Li, F. L. Li, C. Y. Yang, S.J. Li, and Z. H. Wang, An 85 mW 14-bit 150 MS/s pipelined ADC with a merged first and second MDAC, *China Communications*, vol. 12, no. 5, pp. 14–22, 2015.
- [5] S.Yi, S. B. Liu, and Z. M. Zhu. A 10-b 50-MS/s twostage pipelined SAR ADC in 180 nm CMOS, *Journal of Semiconductors*, vol. 37, no. 6, p. 065001–6, 2013.
- [6] V. Tripathi and B. Murmann, A 160 MS/s, 11.1 mW, single- channel pipelined SAR ADC with 68.3 dB SNDR, presented at the 2014 IEEE Proceedings of the Custom Integrated Circuits Conference, San Jose, CA, USA, 2014.
- [7] L. Brooks and H. S. Lee, A 12-b 50-MS/s fully differential zero-crossing-based ADC without CMFB, presented at the 2009 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 2009.
- [8] J. Hu, N. Dolev, and B. Murmann, A 9.4-bit 50-MS/s, 1.44 mW pipelined ADC using dynamic source follower residue amplification, *IEEE Journal of Solid-State Circuits*, vol. 44, no. 4, pp. 1057–1066, 2009.
- [9] H. H. Boo, D. S. Boning, and H. S. Lee, A 12-b 250 MS/s pipelined ADC with virtual ground reference buffers, *IEEE Journal of Solid-State Circuits*, vol. 50, no. 12, pp. 2912– 2921, 2015.
- [10] M. Anthony, E. Kohler, J. Kurtze, L. Kushner, and G. Sollner, A process-scalable low-power charge-domain 13bit pipeline ADC, presented at the 2008 IEEE Symposium



Zongguang Yu received the B.S. and M.S. degrees in electronic science engineering from Xidian University, Xi'an, China, in 1985 and 1988, respectively, and the Ph.D. degree from Southest University, Nanjing, China in 1997. Since 1988, he has been with China Electronic Technology Group Corporation, No.58 Research Institute,

Wuxi, China. He is now the chief experts of China Electronic Technology Group Corporation. Since 2002, he became an adjunct professor of Southeast University, Xidian University, and Jiangnan University. He is the author and/or co-author of over 100 technical papers of conferences and journals. Also, he has filed 58 China patents. His current research interests include high-speed memory, CMOS analog, and mixed mode pintegrated circuit design. on VLSI Circuits, Honolulu, HI, USA, 2008.

- [11] Z. H. Chen, Z. G. Yu, S. R. Huang, H. Zhang, and H. C. Ji, A PVT Insensitive boosted charge transfer for high speed charge-domain pipelined ADCs, *IEICE Electronics Express*, vol. 9, no. 6, pp. 565–571, 2012.
- [12] Z. H. Chen, S. R. Huang, H. Zhang, and H. C. Ji, A 27-mW 10-bit 125-MSPS charge-domain pipelined ADC with PVT insensitive boosted charge transfer, *Journal of Semiconductors*, vol. 34, no. 3, p. 035009–9, 2013.
- [13] Z. H. Chen, H. W. Qian, S. R. Huang, H. Zhang, and Z. G. Yu, Low power time-interleaved 10-bit 250MS/s charge domain pipelined ADC for IF sampling, *Journal* of Semiconductors, vol. 34, no. 6, p. 065005–8, 2013.
- [14] S. R. Huang, H. Zhang, Z. H. Chen, S. Zhu, Z. G. Yu, H. W. Qian, and Y. Hao, A 10-bit 250MS/s charge-domain pipelined ADC with replica controlled PVT insensitive BCT circuit, *Journal of Semiconductors*, vol. 36, no. 5, p. 055012–7, 2015.
- [15] B. Peng; G. Z. Huang, H. Li, P. Y. Wan, and P. F. Lin, A 48-mW, 12-bit, 150-MS/s pipelined ADC with digital calibration in 65nm CMOS, presented at the 2011 IEEE Proceedings of the Custom Integrated Circuits Conference, San Jose, CA, USA, 2011.
- [16] X. Wang, C. Y. Yang, X. X. Zhao, C. Wu, Z. H. Wang, and B. Wu, A 12-bit, 270MS/s pipelined ADC with SHA-eliminating front end, presented at the 2012 IEEE International Symposium on Circuits and Systems, Seoul, South Korea, 2012.
- [17] S. K. Shin, J. C. Rudell, D. C. Daly, C. Z. Munoz, D.Y. Chang, K. Gulati, H.S. Lee, and M.Z.Straayer, A 12bit, 200MS/s zero-crossing based pipelined ADC with early sub-ADC decision and output residue background calibration, *IEEE Journal of Solid-State Circuits*, vol. 49, no. 6, pp. 1366–1382, 2014.
- [18] A. Nazari, E. Mikkola, B. Jalali, and H. Barnaby, A 12b, 650-MSps time-interleaved pipeline analog to digital converter with 1.5 GHz analog bandwidth for digital beamforming systems, *Analog Integrated Circuits & Signal Processing*, vol. 89, no. 8, pp. 213–222, 2016.



Zhenhai Chen received the BS and MS degrees in electronic science engineering from Jiangnan University, Wuxi, China, in 2004 and 2007, and the PhD degree in microelectronics from Xidian University in 2014, Xi'an, China. Since 2008, he has been with China Electronic Technology Group Corporation, No. 58 Research

Institute, Wuxi, China, where he is involved in designing high performance CMOS data converters. He is the author and/or co-author of over 30 technical papers of conferences and journals. Also, he has filed 23 China patents. His research interests include CMOS analog and mixed-mode integrated circuit design, especially high performance low power data converter.



Xiaobo Su received the MS degree in electronic science engineering from Jiangnan University, Wuxi, China in 2012. Right now he is working toward the PhD degree in microelectronics at Xidian University, Xi'an, China. Since 2012, he has been with China Electronic Technology Group Corporation, No.

58 Research Institute, Wuxi, China, where he is involved in designing high performance CMOS data converters. He is the author and/or co-author of over 10 technical papers of

conferences and journals. Also, he has filed 4 China patents. His research interests include CMOS analog and mixed-mode integrated circuit design.