

A CMOS Fully Integrated 860-GHz Terahertz Sensor

Zhao-yang Liu, Li-yuan Liu, *Member, IEEE*, Jie Yang, and Nan-jian Wu, *Member, IEEE*

Abstract—This paper proposes a CMOS fully integrated 860-GHz terahertz (THz) sensor. The sensor integrates a single-NMOS THz detector, a low-noise chopper instrumentation amplifier and a high-resolution $\Delta\Sigma$ -ADC. The detector consists of a novel on-chip grounded patch antenna and a source-feeding NMOS field-effect transistor (FET) of the minimum size. A microstrip transmission line is designed to improve the power transfer efficiency between the antenna and the NMOS transistor. A notch filter is proposed to improve detector performance. To enable the theoretical analysis of the operation of the THz detector and the formulation of design guidelines, we propose a THz-FET device model in which a source-coupled FET for THz detection is modeled as a dc voltage source with a resistor. The model indicates that an FET with the minimum physical dimensions for a given CMOS process can produce the maximum output signal. The sensor is implemented in a 180-nm standard CMOS process. The detector achieves a voltage responsivity of 3.3 kV/W and an NEP of 106 pW/Hz^{1/2} at 860 GHz. The sensor noise and the readout circuit noise are 10.81 and 2.03 μ V_{rms}, respectively. The sensor obtains clear raster-scanning transmission images under continuous THz illumination.

Index Terms—ADC, CMOS, continuous wave, notch filter, read-out circuit, submillimeter wave, terahertz (THz) detector, THz device model, THz imaging, THz sensor.

I. INTRODUCTION

TERAHERTZ (THz) waves refer to electromagnetic radiation that lies in the frequency interval from 0.3 to 3 THz, between the ranges corresponding to millimeter waves and far-infrared light. THz waves can penetrate materials such as plastic, wood, or paper sheets, and consequently, THz imaging techniques are widely applied in security checks [1]–[3] and non-destructive quality control [4]. Compared with X-ray imaging, THz imaging is safe for biological tissues because of the low photon energy of THz radiation. Compared with millimeter-wave imaging, THz imaging can achieve a higher resolution because of the relatively short wavelength of THz radiation. Since THz waves can interact with various chemical and biological

materials, THz absorption can be used in many applications, such as cancer detection, explosives detection [5], biological analysis [6], and material analysis [7]. Although their possible applications appear promising, THz circuit blocks have proven difficult to build. One of the obstacles is the lack of low-cost and extensively integrated detectors to enable the construction of low-cost, small-volume video-rate imaging systems.

Several THz detectors based on high-electron-mobility transistor technologies have been demonstrated [8]–[13]. Although they exhibit high sensitivity, it is difficult to integrate such a detector and signal processing circuits on a single chip. By virtue of its advantages of low cost, high yield, and easy integration, CMOS technology is emerging as an alternative to other technologies. In recent years, considerable progress has been achieved with regard to CMOS THz detectors [14]–[25]. Detectors based on Schottky diodes [14]–[16] and field-effect transistors (FETs) [17]–[25] have been implemented using CMOS technology. In CMOS FET-based detectors, transistors are directly combined with antennas. The performance of such a detector depends on the efficiency of the signal coupling between the antenna and the transistors; therefore, a codesign procedure is important to achieve an optimal detector. The physics of FET-based detectors can be explained in terms of plasma wave theory [10], [26]–[27] or distributed self-mixing theory [17], which indicate that an FET can detect THz radiation beyond its cut-off frequency. However, none of these theories provide design guidelines regarding how to maximize the output response by optimizing the physical dimensions of the FET.

In a CMOS FET-based detector, the gate-source bias supply lines will influence the transistors' impedance and result in impedance mismatching between the antenna and the transistors. The influence can be diminished by adopting a two-NMOS configuration [17]–[20], [23]–[24]. However, only half of the power received by the antenna is transferred to each transistor in the two-NMOS configuration. Moreover, most detectors require an additional bias through the antenna to provide a dc path for the transistors [17]–[19], [21]–[23]. Meanwhile, most CMOS THz imaging systems typically employ mechanical raster scanning and lock-in measurement technique for the acquisition of two-dimensional (2-D) images [14]–[19], [21], [24]. Therefore, such systems are bulky and complicated. In 2012, a 1k-pixel THz video camera chip was presented [23], which can capture THz video frames without requiring the lock-in measurement technique. However, it used a two-NMOS configuration and did not include an on-chip ADC. In the future, a fully integrated THz image sensor could be a good approach in realizing video-rate THz cameras that are small in size and low in weight and power.

Manuscript received September 19, 2016; revised November 13, 2016 and December 26, 2016; accepted March 25, 2017. Date of publication May 11, 2017; date of current version June 29, 2017. This work was supported in part by the National Natural Science Foundation of China under Grant 61474108 and Grant 61331003, in part by the National Key Research and Development Program of China under Grant 2016YFA0202202, and in part by the Beijing Natural Science Foundation under Grant 4152051. (*Corresponding authors: Li-yuan Liu; Nan-jian Wu.*)

The authors are with the State Key Laboratory of Superlattices and Microstructures, Institute of Semiconductors, Chinese Academy of Sciences; University of Chinese Academy of Sciences, Beijing 100083, China (e-mail: liuzhaoyang11@semi.ac.cn; liuly@semi.ac.cn; yangjie@semi.ac.cn; nanjian@red.semi.ac.cn).

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TTHZ.2017.2692040




Fig. 1. Source-coupled NMOS transistor for THz detection.




Fig. 2. Distributed resistor-capacitor network model. The NMOS channel between the point $x = L_{\text{eff}}$ and the drain can be regarded as a resistor R_D .

This paper proposes a CMOS fully integrated THz sensor. Early measurements using the sensor were previously presented in [28]. The sensor integrates a single-NMOS THz detector, a low-noise chopper instrumentation amplifier, and a high-resolution $\Delta\Sigma$ -ADC. The detector consists of a novel on-chip grounded patch antenna and a single source-feeding NMOS transistor of the minimum size. A microstrip transmission line is designed to achieve impedance matching between the antenna and the transistor. A notch filter is proposed to improve detector performance by eliminating the influence of the gate bias supply line. We propose a THz-FET device model in which the source-coupled drain-open FET is modeled as a dc voltage source with a resistor. The model can be used to theoretically analyze the operation of the THz detector and to formulate design guidelines for the detector. The analytical results indicate that an FET with the minimum physical dimensions for a given CMOS process can produce the maximum output signal. The sensor is implemented in a 180-nm standard CMOS process. The measurement results demonstrate that the notch filter can effectively improve the detector performance. The detector achieves a voltage responsivity of 3.3 kV/W and an NEP of 106 pW/Hz^{1/2} at 860 GHz at room temperature. Clear raster-scanning transmission images are obtained under continuous THz illumination. This paper is organized as follows. Section II presents a theoretical analysis of the THz transistor. Section III describes the architecture and circuit design of the THz sensor. Section IV presents the measurement results and analysis. Section V concludes this paper.

II. THEORETICAL ANALYSIS

In this section, we theoretically analyze the operation of the FET in the proposed THz detector and formulate design guidelines based on a single-NMOS configuration, as shown in Fig. 1. A THz signal $U_a \cos \omega t$ is coupled to the source of the NMOS transistor. The gate is biased to a constant potential V_G and the drain is open. The transistor is modeled as a distributed resistor-capacitor network [17], as shown in Fig. 2. The channel

is divided into segments. Each segment j consists of a segment capacitance C_j and a variable resistor R_j , which is controlled by the local gate-to-channel voltage $V(j)$. The segment capacitance C_j represents the corresponding fraction of the total gate-to-channel capacitance that attenuates the THz signal. Since the THz frequency is much higher than the cut-off frequency of the transistor, the THz signal will be significantly attenuated. We assume that the amplitude of the THz signal is equal to zero at the position $x = L_{\text{eff}}$. Under the assumption that the direction of the current is from the drain to the source, Kirchoff's junction rule at node j yields

$$i_{R,j+1}(t) = i_{R,j}(t) + i_{C,j}(t). \quad (1)$$

Equation (1) indicates that the channel current I is a function of both t and x . For strong inversion, $I(x, t)$ can be approximated as [29]

$$I(x, t) = WC_{\text{ox}}[V_G - V(x, t) - V_{\text{TH}}]\mu_n[\partial V(x, t)/\partial x] \quad (2)$$

where WC_{ox} represents the total capacitance per unit length, V_G is the gate bias, V_{TH} is the threshold voltage, $V(x, t)$ is the channel potential at x , and μ_n is the mobility of the carrier electrons. The boundary conditions are $V(0, t_1) = U_a \cos \omega t_1$ and $V(L_{\text{eff}}, t_1) = 0$ at $t = t_1$. Upon multiplying both sides of (2) by dx and integrating, we obtain

$$\begin{aligned} \int_{x=0}^{L_{\text{eff}}} I(x, t_1) dx &= \int_{V=U_a \cos \omega t_1}^0 WC_{\text{ox}} \mu_n (V_G - V - V_{\text{TH}}) dV \\ &= -WC_{\text{ox}} \mu_n (V_G - V_{\text{TH}}) U_a \cos \omega t_1 \\ &\quad + WC_{\text{ox}} \mu_n U_a^2 (\cos 2\omega t_1 + 1)/4. \end{aligned} \quad (3)$$

There is a dc current term, $WC_{\text{ox}} \mu_n U_a^2/4$. Therefore, $I(x, t_1)$ must include a dc part, I_1

$$I(x, t_1) = I_1 + I_2(x, t_1) \quad (4)$$

where $I_1 = WC_{\text{ox}} \mu_n U_a^2/(4L_{\text{eff}})$ and its direction is from L_{eff} to the source. I_1 will decrease the voltage at L_{eff} . We assume that the voltage decreases to $V(L_{\text{eff}}, t_2) = -U_{L_{\text{eff}}}$ at $t = t_2$. Thus, we obtain

$$\begin{aligned} \int_{x=0}^{L_{\text{eff}}} I(x, t_2) dx &= -WC_{\text{ox}} \mu_n (V_G - V_{\text{TH}}) U_a \cos \omega t_2 \\ &\quad + WC_{\text{ox}} \mu_n U_a^2 (\cos 2\omega t_2 + 1)/4 \\ &\quad - WC_{\text{ox}} \mu_n [(V_G - V_{\text{TH}}) U_{L_{\text{eff}}} + U_{L_{\text{eff}}}^2/2] \end{aligned} \quad (5)$$

which also includes a dc current term

$$\begin{aligned} I'_1 &= WC_{\text{ox}} \mu_n U_a^2/(4L_{\text{eff}}) \\ &\quad - WC_{\text{ox}} \mu_n [(V_G - V_{\text{TH}}) U_{L_{\text{eff}}} + U_{L_{\text{eff}}}^2/2]/L_{\text{eff}} \\ I'_1 &= I_1 - I_2 \end{aligned} \quad (6)$$

where $I_2 = WC_{\text{ox}} \mu_n [(V_G - V_{\text{TH}}) U_{L_{\text{eff}}} + U_{L_{\text{eff}}}^2/2]/L_{\text{eff}}$. I_1 and I_2 depend on U_a and $U_{L_{\text{eff}}}$, respectively. We assume that when $t \geq \tau$, $I_1 = I_2$, which means that the system reaches a




Fig. 3. The FET for THz detection can be modeled as a voltage source U_{out} with a resistor R_{MT} (THz-FET device model). R_L is a load connected to the drain.

steady state. We obtain

$$U_{out} = (V_G - V_{TH}) - \sqrt{(V_G - V_{TH})^2 + U_a^2/2} \quad (7)$$

where U_{out} is the steady induced voltage at L_{eff} . For $(V_G - V_{TH}) \gg U_a$ [27]

$$U_{out} = -U_a^2/[4(V_G - V_{TH})]. \quad (8)$$

The NMOS channel between L_{eff} and the drain can be regarded as a resistor R_D , as shown in Fig. 2

$$R_D = (L - L_{eff})/[WC_{ox}\mu_n(V_G - V_{TH})] \quad (9)$$

which is the resistance of an NMOS transistor with a length of $L - L_{eff}$ and a width of W operating in the deep triode region. Based on the above analysis, the configuration shown in Fig. 1 can be modeled as a voltage source U_{out} with a resistor R_{MT} in accordance with Thevenin's theorem, as shown in Fig. 3. R_{MT} is

$$R_{MT} = R_O + R_D = L/[WC_{ox}\mu_n(V_G - V_{TH})] \quad (10)$$

where

$$R_O = U_{out}/I_1 = L_{eff}/[WC_{ox}\mu_n(V_G - V_{TH})]. \quad (11)$$

Because the drain is open, its voltage is

$$V_D = U_{out} = -U_a^2/[4(V_G - V_{TH})]. \quad (12)$$

This result is the same as the result obtained based on the plasma wave theory [10], [27].

Next, we will discuss how to optimize the dimensions of the transistor to maximize its output signal. U_{out} can be rewritten as

$$U_{out} = -\frac{P_{acc}}{2(V_G - V_{TH})} \cdot \frac{\text{Re}(Z_m)^2 + \text{Im}(Z_m)^2}{\text{Re}(Z_m)} \quad (13)$$

where P_{acc} is the THz power that the transistor accepts and Z_m is the source input impedance of the transistor at the corresponding frequency. Equation (13) indicates that a higher value of $|Z_m|^2/\text{Re}(Z_m)$ results in a higher $|U_{out}|$.

We used the *Synopsys* TCAD simulator to qualitatively analyze the relationship between Z_m and the transistor dimensions. The *Synopsys* TCAD can perform ac analysis simulation for an NMOS device to deduce its Z_m [30]. Fig. 4 shows a simulated 2-D NMOS transistor. All process steps, such as etching, deposition, ion implantation, thermal annealing, and oxidation, were considered. Using this transistor, we extracted Z_m at 860 GHz. Fig. 5 shows $|Z_m|^2/\text{Re}(Z_m)$ as a function of V_G for different




Fig. 4. Simulation result of a 2-D NMOS transistor. The different colors represent the ion doping concentrations. The shallow trench isolation (STI) process was considered in the simulation. The letters S, G, and D denote the source, gate, and drain, respectively.




Fig. 5. $|Z_m|^2/\text{Re}(Z_m)$ as a function of the gate bias V_G for different channel widths W . The channel length L is fixed at $0.18 \mu\text{m}$.




Fig. 6. $|Z_m|^2/\text{Re}(Z_m)$ as a function of the gate bias V_G for different channel lengths L . The channel width W is fixed at $3 \mu\text{m}$.

channel widths W . The result indicates that $|Z_m|^2/\text{Re}(Z_m)$ increases as W decreases. This is because a smaller W reduces C_j and increases R_j in the model shown in Fig. 2. Fig. 6 shows $|Z_m|^2/\text{Re}(Z_m)$ as a function of V_G for different channel lengths L . This figure indicates that $|Z_m|^2/\text{Re}(Z_m)$ decreases slightly as L increases. One possible explanation is as follows. Although the THz signal is significantly attenuated by the transistor, it is difficult for it to be completely attenuated. Therefore, a longer L result in more active C_j and R_j segments, which results in a slight increase in $\text{Re}(Z_m)$ and a decrease of $|\text{Im}(Z_m)|$. The decrease in $|\text{Im}(Z_m)|^2/\text{Re}(Z_m)$ is greater than the increase in $\text{Re}(Z_m)$ (according to the simulation results), resulting in a




Fig. 7. Architecture of the proposed THz sensor.

slight decrease in $|Z_m|^2/\text{Re}(Z_m)$. Note that when L reaches a length at which the THz signal is completely attenuated, Z_m will become independent of L because the number of active C_j and R_j segments will no longer increase. In summary, to increase $|U_{\text{out}}|$, a transistor with smaller W and L values should be chosen.

When the drain is connected to a load R_L , as shown in Fig. 3, the voltage on R_L is

$$V_{\text{Load}} = U_{\text{out}} \frac{1}{R_{\text{MT}}/R_L + 1}. \quad (14)$$

It is obvious that to maximize V_{Load} , we should reduce R_{MT} . According to (10), the transistor with the shortest L is the optimum choice. Note that if R_L is a capacitor or if its value is much higher than R_{MT} , then there is no need to consider R_{MT} .

The above analyses indicate that the source-coupled, nonbiased FET can be modeled as a dc voltage source with a resistor and that an FET with the minimum possible physical dimensions can produce the maximum output signal. The proposed model describes the dependence of the FET's output signal on its physical dimensions.

III. SENSOR ARCHITECTURE AND CIRCUIT DESIGN

The architecture of the proposed THz sensor is shown in Fig. 7. The sensor integrates a single-NMOS THz detector, a low-noise chopper instrumentation amplifier and a high-resolution $\Delta\Sigma$ -ADC. The detector consists of a novel on-chip grounded patch antenna and a source-feeding NMOS transistor of the minimum size. THz radiation waves are received by the antenna and then coupled to the transistor. A microstrip transmission line, TL1, is designed to improve the power transfer efficiency between the antenna and the transistor. TL2 is a notch filter used to eliminate the influence of the gate bias supply line on the antenna–transistor impedance matching. Since the radiation power of the THz source considered in this study is low, the detector output is a small dc voltage signal with a low signal-to-noise ratio. Therefore, the signal is amplified by the chopper instrumentation amplifier. The amplifier utilizes the chopping circuit technique [31] to reduce its own offset and $1/f$ noise. Finally, the $\Delta\Sigma$ -ADC digitizes the amplified signal.

The proposed THz sensor has the following advantages. First, it comprises a single-NMOS THz detector, a low-noise chopper instrumentation amplifier and a high-resolution $\Delta\Sigma$ -ADC inte-




Fig. 8. Block diagram of the 3×5 sensor array with detectors of various sizes.

grated on a single chip. Therefore, it has great potential for future development into a single, fully functional THz image sensor. Second, compared with the two-NMOS detector configuration reported in [17]–[20], [23]–[24], the single-NMOS configuration offers an improved voltage responsivity. In the two-NMOS configuration, only half of the power received by the antenna is transferred to each transistor. As a result, its output is 50% less than that of the single-NMOS detector. Third, the detector includes a novel grounded patch antenna and a notch filter. The proposed grounded patch antenna does not require an additional bias line connected to the antenna to provide a dc path for the NMOS transistor. The notch filter improves the detector performance by eliminating the influence of the gate connections. Finally, a transistor of the minimum size is used as the rectifying element in the detector. The proposed THz-FET device model presented in Section II proves that a transistor of the minimum physical dimensions will produce the maximum output signal.

A. Detector Design

The proposed source-driven detector consists of an integrated on-chip grounded patch antenna and an NMOS transistor with a nonbiased channel (shown in Fig. 7). The detector's performance depends on the efficiency of the signal coupling between the antenna and the transistor. By carefully designing the TL1 geometry, the optimum impedance matching can be achieved. In this single-NMOS configuration, the influence of the gate bias supply line must be considered. The notch filter, TL2, is proposed to eliminate this influence. To achieve the optimal structure of the detector at 860 GHz, we designed a 3×5 array of different detectors, as shown in Fig. 8. These 3×5 detectors share a common readout circuit. One single detector is selected to be read out at a time. The switch at the common output is a reserved interface that is used to measure the performances of the detectors and the readout circuit.

1) *NMOS Transistor*: The analysis presented in Section II demonstrates that a transistor with the minimum physical dimensions can produce the maximum output signal. Therefore, we designed all NMOS transistors used in the 3×5 detectors to have the minimum size of $0.18 \mu\text{m}$ in length and $0.24 \mu\text{m}$ in width. The simulated source input impedance of such a transistor is shown in Fig. 9. To achieve a good match at all gate biases,




Fig. 9. Source input impedances of the NMOS transistors as a function of the gate bias V_G .




Fig. 10. (a) Top and (b) cross-sectional views of the grounded patch antenna.

the middle value of $Z_m = (632 - j1336) \Omega$ was chosen for the design of TL1.

2) *Grounded Patch Antenna*: The detector integrates a grounded half-wavelength patch antenna, as shown in Fig. 10. The patch and the ground plane are formed by the top metal layer ($2.06 \mu\text{m}$) and the bottom metal layer ($0.48 \mu\text{m}$), respectively, in the CMOS process. The thickness of the dielectric insulator between them is $6.32 \mu\text{m}$. Since the transistor requires a dc path, a contact connecting the patch and the ground plane at the center of the antenna is designed to provide a dc ground for the source. The grounded antenna can be regarded as the ac voltage source in Fig. 1. The center of the antenna is zero-field intensity (H-plane); therefore, the contact has little effect on the electromagnetic performance of the antenna. The simulation results for antennas with and without a contact will be presented in Section III-A.3. Compared with [19], in which an additional bias line connected to the antenna is needed to provide the NMOS gate-source bias, the proposed structure does not require such an additional bias line, thus mitigating the system-level complexity for future array implementations.

3) *Transmission Line TL1*: To improve the power transfer efficiency between the antenna and the transistor, we designed the microstrip transmission line denoted by TL1 in Fig. 7. TL1 is implemented in the top metal layer, using the bottom metal layer as the ground plane. We designed detectors of several different antenna lengths and TL1 lengths among the 3×5 detectors, as listed in Table I. The widths of the antennas and TL1s in all detectors are 100 and $1.2 \mu\text{m}$, respectively. Compared with a previously published design for a short-stub transmission line

TABLE I
CHARACTERISTICS OF THE DETECTORS IN THE 3×5 ARRAY

Detector	Ant./ μm	¹ TL1/ μm	TL2/ μm	Out/mV	R_{ν} /kV/W
D ₁₁	67	20 + 7.3	29	3.56	3.3
D ₁₂	67	23 + 7.3	29	2.41	2.1
D ₁₃	67	27 + 7.3	29	1.59	1.4
D ₁₄	67	30 + 7.3	29	1.53	1.3
D ₁₅	62	22 + 7.3	29	2.95	2.6
D ₂₁	62	25 + 7.3	20	1.22	1.0
D ₂₂	67	25 + 7.3	29	1.64	1.4
D ₂₃	62	25 + 7.3	29	1.84	1.5
D ₂₄	62	28 + 7.3	29	1.22	1.0
D ₂₅	62	25 + 7.3	25	1.47	1.2
D ₃₁	62	25 + 7.3	35	2.38	2.0
D ₃₂	55	25 + 7.3	29	1.29	1.1
D ₃₃	65	25 + 7.3	29	1.56	1.2
D ₃₄	70	25 + 7.3	29	1.91	1.5
D ₃₅	75	25 + 7.3	29	1.71	1.3

TL1 is the microstrip transmission line between the antenna and the NMOS transistor. Here, the additional $7.3 \mu\text{m}$ represents the depth of the metal in stacked vias between the top metal layer and the NMOS source.

[32], [33], this proposed TL1 design can enable the transition from the low antenna impedance to a high impedance more easily.

The matching coefficient M_C , defined as the ratio of the power accepted by the NMOS transistor to the incident power from the antenna, can be expressed as follows:

$$\begin{aligned}
 M_C &= \frac{P_{\text{acc}}}{P_{\text{inc}}} \\
 &= \frac{\text{Re}(Z_m)}{|Z_m + Z_{\text{ANT}}|^2} / \frac{1}{4\text{Re}(Z_{\text{ANT}})} \\
 &= 4\text{Re}(Z_m)\text{Re}(Z_{\text{ANT}})/|Z_m + Z_{\text{ANT}}|^2 \quad (15)
 \end{aligned}$$

where Z_m is the source input impedance of the transistor and Z_{ANT} is the combined impedance of the antenna and TL1. Therefore,

$$P_{\text{acc}} = P_{\text{inc}} M_C = \eta J_{\text{in}} A_{\text{eff}} M_C \quad (16)$$

where J_{in} is the power density incident to the antenna, A_{eff} is the effective area of the antenna, and η is the radiation efficiency of the antenna. A_{eff} can be calculated as follows [34]:

$$A_{\text{eff}} = D\lambda^2/4\pi \quad (17)$$

where D is the directivity of the antenna and λ is the electromagnetic wave length in free space.

The 3-D electromagnetic solver package HFSS was used to simulate the combined performance of the antenna and TL1. D , Z_m , and η were obtained from the simulation results. Thus, we could calculate the output voltage of the detector using (13) and (15)–(17). Fig. 11 shows the calculated output voltage versus the length of TL1. There is a relative change in value between the curves near $35 \mu\text{m}$. The optimal lengths of the antenna and TL1 are 62 and $25 \mu\text{m}$, respectively. For this optimal case, the simulated impedance and radiation pattern of the antenna (including TL1) are plotted in Figs. 12 and 13, respectively. $Z_{\text{ANT}} = (966 + j629)\Omega$ at 860 GHz, and the calculated matching coefficient is $M_C = 0.8$. The directivity is 5.36 dBi and the




Fig. 11. Simulated output voltage of the detector versus the length of TL1 for different antenna lengths. In all case, the antenna width is $100 \mu\text{m}$.




Fig. 12. Simulated impedance of the antenna (including TL1) versus frequency for different antennas. The solid and dashed lines represent antennas with and without a contact, respectively.




Fig. 13. Simulated E-plane and H-plane cuts of the radiation pattern of the antenna (including TL1) for different antennas. The solid and dashed lines represent antennas with and without a contact, respectively.

gain, including the conductor and dielectric losses, is 3.41 dBi for a radiation efficiency of 64%.

For comparison, the impedance and radiation pattern of an antenna without a contact are also plotted in Figs. 12 and 13, respectively. The comparison results show that the contact minimally affects the performance of the antenna.

The actual length of TL1 should include the depth of the metal in stacked vias between the top metal layer and the NMOS




Fig. 14. Simulated impedance of TL2 as a function of frequency. The length and width of TL2 are 29 and $1.2 \mu\text{m}$, respectively.

source. In our design, detector D_{11} shows the best-measured output voltage (see Section IV). The lengths of its antenna and TL1 are 67 and $(20 + 7.3) \mu\text{m}$ (the additional $7.3 \mu\text{m}$ represents the depth of the metal in stacked vias), respectively. The impedance and radiation pattern of the antenna (including TL1) with this design are also plotted in Figs. 12 and 13, respectively. At 860 GHz, the calculated matching coefficient is $M_c = 0.16$, the directivity is 5.32 dBi, and the gain is 3.89 dBi for a radiation efficiency of 72%.

4) *Notch Filter TL2*: Since the gate of the transistor should be connected to a constant potential, it is typically biased directly by an off-chip voltage supply through the bonding wire, pad, and on-chip metal line. The parasitic capacitance and inductance of these components will influence the transistor's source input impedance, thereby affecting the antenna-transistor impedance matching. Therefore, the gate connections will degrade the detector performance. We designed a notch filter, labeled as TL2 in Fig. 7, to eliminate this influence. TL2 is an open quarter-wavelength microstrip transmission line. One end of TL2 is connected to the transistor gate, and the other is floating. It forms an ac ground at the corresponding THz frequency [35] and has no impact on the dc gate bias. Since TL2 and the gate bias supply line are connected in parallel, the gate always serves as an ac ground for the THz signal. Hence, the effect of the gate connections is eliminated. TL2 is also implemented in the top metal layer, using the bottom metal layer as the ground plane. Its length and width are 29 and $1.2 \mu\text{m}$, respectively. Fig. 14 shows its simulated impedance. Both the real and imaginary parts of the impedance are close to 0Ω at approximately 860 GHz. We designed detectors with several different lengths of TL2 among the 3×5 detectors, which are also listed in Table I.

B. Readout Circuit

The readout circuit consists of a low-noise chopper instrumentation amplifier and a high-resolution $\Delta\Sigma$ -ADC. In terms of the readout circuit design, the key challenge is to achieve both low noise and high accuracy. The chopper instrumentation amplifier utilizes a chopping technique to reduce its own offset and $1/f$ noise. The ADC used in this THz detection application requires a very high absolute accuracy and very high linearity




Fig. 15. Circuit diagram for the chopper instrumentation amplifier.

as well as a very low offset and very low noise. Among the available types of CMOS-integrated ADCs, a $\Delta\Sigma$ -ADC seems to be the best candidate to satisfy these requirements.

1) *Chopper Instrumentation Amplifier*: The circuit diagram for the chopper instrumentation amplifier is shown in Fig. 15. It is a two-stage differential amplifier. The first stage has a folded configuration. It includes a PMOS input pair (M1 and M2) that provides a high input impedance. One input of the amplifier is connected to the detector output, and the other is grounded. The chopping circuit technique is applied to reduce the amplifier's offset and $1/f$ noise [31]. There are three choppers, each connected to the amplifier's input, feedback loop, and first-stage output. The choppers are driven by a clock f_{chop} . The first two choppers modulate the input signal and feedback signal to f_{chop} , respectively. Next, the modulated signal is amplified together with the offset and $1/f$ noise. The last chopper demodulates the amplified input signal back to dc and simultaneously modulates the offset and $1/f$ noise to the odd harmonics of f_{chop} , such that they will be filtered out by the subsequent circuit. This results in an amplified signal without offset or $1/f$ noise. If f_{chop} were to be too high, the input impedance of the amplifier would be low, which would cause the voltage of the received signal to decrease, according to (14). If f_{chop} were to be too low, the offset and $1/f$ noise would not be effectively eliminated. As a tradeoff, f_{chop} is chosen to be 125 kHz. The simulated closed-loop gain of the amplifier is 32.

2) *Delta-Sigma ADC*: The block diagram of the $\Delta\Sigma$ -ADC is shown in Fig. 16. It uses a third-order cascaded integrators with feedforward modulator structure [36]. It operates for a predetermined number of clock periods and then resets itself. The modulator output is captured by an external FPGA, in which a digital decimation filter is implemented. Each integrator incorporates an operational amplifier with a two-stage cascode configuration and 120-dB dc gain. The chopping technique is also utilized in the first stage of the operational amplifier to reduce the offset and $1/f$ noise. The sampling capacitor and sampling rate of the $\Delta\Sigma$ -ADC are 4 pF and 500 kHz, respectively. The oversampling rate is adjustable, with a default value of 8192.




Fig. 16. Block diagram of the $\Delta\Sigma$ -ADC.




Fig. 17. (a) Die photograph of the 860-GHz CMOS THZ sensors and (b) measurement setup used to characterize the detectors.

The $\Delta\Sigma$ -ADC outputs a detected digital signal approximately every 16 ms in default mode.

IV. MEASUREMENT RESULTS

The sensor was fabricated in a 180-nm CMOS process. Fig. 17(a) shows the die photograph of the 860-GHz CMOS THZ sensors. The distance between detectors was designed to be approximately 200 μm to avoid coupling between adjacent antennas. The areas of the chopper instrumentation amplifier and the $\Delta\Sigma$ -ADC are 400 $\mu\text{m} \times 260 \mu\text{m}$ and 1330 $\mu\text{m} \times 440 \mu\text{m}$, respectively.




Fig. 18. Measured and simulated detector output voltages versus the length of TL1 for different antenna lengths.




Fig. 19. Measured and simulated detector output voltages versus the antenna length. The black line is the measured result, for which the length of TL1 is $(25 + 7.3) \mu\text{m} = 32.3 \mu\text{m}$. The blue and red lines are the simulated results, for which lengths of TL1 are 32.3 and 35.0 μm , respectively.

The detectors were characterized using the lock-in technique. Fig. 17(b) illustrates the measurement setup. The maximum output voltages of all detectors without external gain are listed in Table I.

The measured and simulated output voltages are plotted versus the length of TL1 in Fig. 18. They show the same general trend. The intersection of the solid red and black lines corresponds to a TL1 length of 33.3 μm , and the intersection of the dashed red and black lines corresponds to a length of 36 μm . These results indicate a difference of approximately 2.7 μm between the simulated and actual lengths of TL1.

The measured and simulated output voltages are plotted versus the antenna length in Fig. 19 for a fixed TL1 length of 32.3 μm . Considering the difference between the simulated and actual lengths of TL1, the curve corresponding to a TL1 length of 35 μm is also plotted in Fig. 19. The red and black curves show the same trend, again indicating the difference of 2.7 μm . Their nonmonotonicity can be attributed to the relative change in value between the curves in Fig. 11 near the TL1 length of 35 μm .

The measured output voltage is plotted versus the length of TL2 in Fig. 20. The output voltage markedly changes as the length of TL2 varies. This result shows that the gate supply line




Fig. 20. Detector output voltage versus the length of TL2 for a fixed width of 1.2 μm . The lengths of the antenna and TL1 are 62 and 32.3 μm , respectively.




Fig. 21. Measured R_V and NEP values for detector D_{11} as functions of the gate bias voltage.

significantly affects the antenna–transistor impedance matching. It also demonstrates that TL2 can improve the detector performance. With a continued increase in the length of TL2, the output voltage would reach a peak and then drop. However, the optimal length of TL2 may not be a quarter wavelength. The exact physical model describing how the gate connections affect the transistor's source input impedance Z_m is not yet known. The purpose of the design of TL2 is simply to eliminate the influence of the gate supply line. Supposing that the model is known, Z_m can be maximized by optimizing the structure of TL2 to maximize the detector output [according to (13)]. In this case, the optimal length of TL2 may not be a quarter wavelength.

For comparison with other designs, the voltage responsivity R_V and the noise equivalent power were calculated for detector D_{11} , which exhibits the best performance. R_V is defined as the ratio between the detector output voltage and the power incident to the antenna, that is,

$$R_v = U_{\text{out}}/P_{\text{in}} = U_{\text{out}}/(J_{\text{in}} A_{\text{eff}}). \quad (18)$$

Based on (17), the calculated A_{eff} is 0.033 mm^2 . The measured value of J_{in} is 32.7 $\mu\text{W}/\text{mm}^2$. Fig. 21 shows the measured R_V of D_{11} . The peak R_V is 3.3 kV/W, corresponding to a V_G of 0.32 V. The NEP is defined as the input power that results in a signal-to-noise ratio of one in a 1-Hz bandwidth [14]. The NEP values under different gate bias conditions at a modulation frequency of 177 Hz are also plotted in Fig. 21. The minimum NEP is 106 $\text{pW}/\text{Hz}^{1/2}$, corresponding to a V_G of 0.52 V. In fact,




Fig. 22. (a) Measured noise power spectral density of the readout circuit and (b) measured noise power spectral density of the sensor (including the noise of D_{11} , the switches and the readout circuit).

the measured NEP includes the noise of the detector D_{11} , the row selection switch M_{SEL} , the column selection switch, and the test switch (as shown in Fig. 8); therefore, the actual detector NEP should be lower.

Fig. 22(a) shows the measured noise power spectral density of the readout circuit. When the oversampling rate of the $\Delta\Sigma$ -ADC is 8192 or 1024, the readout circuit noise is 2.03 or 4.61 μVrms , respectively. Fig. 22(b) shows the measured noise power spectral density of the sensor (including the noise of D_{11} , the switches and the readout circuit). The gate bias of D_{11} was chosen to be 0.32 V for these measurements. When the oversampling rate of the $\Delta\Sigma$ -ADC is 8192 or 1024, the sensor noise is 10.81 or 15.02 μVrms , respectively. Since the maximum output of D_{11} is 3.56 mV and the gain of the amplifier is 32, the sensor is able to form images with an SNR of 80 dB when the $\Delta\Sigma$ -ADC oversampling rate is 8192. Here, the SNR is defined as the ratio between the $\Delta\Sigma$ -ADC outputs when the sensor is illuminated by the source without an object in the beam line and when the beam is blocked. In fact, the true SNR is lower because some noise will be induced by the radiation fluctuation of the backward-wave oscillator THz source.

In most recently published works [14]–[19], [21], [24], THz imaging has been achieved by means of the lock-in technique, which requires source modulation. By contrast, this paper demonstrates the acquisition of raster-scanning images under continuous-wave illumination. Fig. 23 shows a block diagram of the THz imaging system. Fig. 24(a) and (b) shows raster-scanning images of tree leaves and pieces of metal in a paper envelope, respectively. The oversampling rate of the $\Delta\Sigma$ -ADC




Fig. 23. Block diagram of the THz imaging system.




Fig. 24. (a) and (b) Images captured at 860 GHz of (a) various tree leaves and (b) pieces of metal in a paper envelope, with the $\Delta\Sigma$ -ADC oversampling rate set to 8192. (c) Partial image of the metal pieces captured with the $\Delta\Sigma$ -ADC oversampling rate set to 1024.

was set to 8192. For the imaging of the tree leaves, the scanned area was $5 \times 4 \text{ cm}^2$, divided into 156×125 pixels. The scan required approximately 57 min. Each pixel requires 176 ms of measurement time, of which the stepper motor consumes 160 ms. For the imaging of the pieces of metal, the scanned area was $4 \times 4 \text{ cm}^2$, divided into 125×125 pixels. The scan required

TABLE II
PERFORMANCE COMPARISON OF CMOS TERAHERTZ SENSORS

Technology	Freq. [THz]	Max R_V [V/W]	Min NEP [$\text{pW}/\text{Hz}^{1/2}$]	Image acquisition mode	Ref.
180 nm CMOS	0.86	3.3 k	106	Integrated ADC	This work
65 nm CMOS	0.86	^{1,2} 140 k	^{1,2} 100	External ADC	[23]
65 nm CMOS	1.027	800	66	Lock-in technique	[19]
65 nm SOI	0.65	1.1 k	50	Lock-in technique	[18]
130 nm CMOS (SBD)	0.86	0.27 k	42	Lock-in technique	[16]
130 nm CMOS	0.3	³ 90 k	–	Lock-in technique	[21]
	1.05	³ 1.8 k	–		
130 nm CMOS	0.27	⁴ 300 k	18.7	Integrated filter	[22]
150 nm CMOS	4.1	11	1330	–	[25]
250 nm CMOS	0.65	⁵ 80 k	⁵ 300	Lock-in technique	[17]

¹With an integrated amplifier with a 50-dB open-loop gain and a 5-dB VGA gain.

²With an integrated Si lens.

³With an integrated amplifier with a 31-dB closed-loop gain.

⁴With an integrated amplifier with a 58-dB closed-loop gain.

⁵With an integrated amplifier with a 43-dB open-loop gain.

approximately 46 min. The images clearly reflect the internal structures of the leaves and the shapes of the metal pieces. We also extracted a partial raster-scanning image of the metal pieces with the oversampling rate of the $\Delta\Sigma$ -ADC set to 1024, as shown in Fig. 24(c). Again, the shapes of the metal pieces are reasonably clear. The ADC conversion time was 2 ms. The scanned area was $2.36 \times 4 \text{ cm}^2$, divided into 59×100 pixels. The scan required approximately 20 min. Although the ADC speed was four times faster, scanning the entire image still required a long time because of the slow speed of the stepper motor.

A performance comparison between this work and other published THz sensors is shown in Table II. The proposed THz sensor demonstrates the best R_V , excluding the gain of the integrated amplifier.

V. CONCLUSION

This paper reports the proposal and implementation of a fully integrated 860-GHz THz sensor in a 180-nm standard CMOS process. The sensor integrates a single-NMOS THz detector, a low-noise chopper instrumentation amplifier and a high-resolution $\Delta\Sigma$ -ADC. It can detect continuous THz waves. The detector consists of a novel on-chip grounded patch antenna and an NMOS transistor. This single-NMOS detector can achieve a higher voltage responsivity than that of a two-NMOS configuration. A microstrip transmission line, TL1, is designed to improve the power transfer efficiency between the antenna and the transistor. A notch filter, TL2, is proposed to eliminate the influence of the gate bias supply line. We propose a THz-FET device model for the theoretical analysis of the operation of the THz detector. The results of this analysis indicate that an FET with the minimum possible physical dimensions can produce the maximum output signal. The experimentally measured results confirm that TL2 improves the detector performance. The detector exhibits a voltage responsivity of 3.3 kV/W and an NEP of $106 \text{ pW}/\text{Hz}^{1/2}$ at 860 GHz. With the $\Delta\Sigma$ -ADC oversampling rate set to 8192, the sensor noise and the readout circuit noise are 10.81 and $2.03 \mu\text{V}_{\text{rms}}$, respectively. The sensor can obtain clear raster-scanning transmission images under continuous THz illumination. The results indicate that the proposed THz sensor

has great potential for future development into a single, fully functional THz image sensor.

ACKNOWLEDGMENT

The authors would like to thank Prof. H. Qin and Dr. J. D. Sun of the Suzhou Institute of Nano-tech and Nano-bionics, Chinese Academy of Sciences, for measurement support and Z. Chen of the Institute of Semiconductors, Chinese Academy of Sciences, for providing considerable support during the tests.

REFERENCES

- [1] K. Cooper *et al.*, "THz imaging radar for standoff personnel screening," *IEEE Trans. THz Sci. Technol.*, vol. 1, no. 1, pp. 169–182, Sep. 2011.
- [2] H. B. Liu, H. Zhong, N. Karpowicz, Y. Chen, and X. C. Zhang, "Terahertz spectroscopy and imaging for defense and security applications," *Proc. IEEE*, vol. 95, no. 8, pp. 1514–1527, Aug. 2007.
- [3] D. L. Woolard, J. O. Jensen, R. J. Hwu, and M. S. Shur, *Terahertz Science and Technology for Military and Security Applications*. Singapore: World Sci., 2007.
- [4] W. Steyaert and P. Reynaert, "A THz signal source with integrated antenna for non-destructive testing in 28nm bulk CMOS," in *Proc. IEEE Asian Solid-State Circuits Conf.*, Nov. 2015, pp. 117–120.
- [5] M. Kemp, "Explosives detection by terahertz spectroscopy—a bridge too far?," *IEEE Trans. THz Sci. Technol.*, vol. 1, no. 1, pp. 282–292, Sep. 2011.
- [6] K. Ajito and Y. Ueno, "THz chemical imaging for biological applications," *IEEE Trans. THz Sci. Technol.*, vol. 1, no. 1, pp. 293–300, Sep. 2011.
- [7] M. Tanaka, H. Hirori, and M. Nagai, "THz nonlinear spectroscopy of solids," *IEEE Trans. THz Sci. Technol.*, vol. 1, no. 1, pp. 301–312, Sep. 2011.
- [8] W. Knap *et al.*, "Resonant detection of subterahertz radiation by plasma waves in a submicron field-effect transistor," *Appl. Phys. Lett.*, vol. 80, no. 18, pp. 3433–3435, 2002.
- [9] F. Teppe *et al.*, "Room temperature tunable detection of subterahertz radiation by plasma waves in nanometer InGaAs transistors," *Appl. Phys. Lett.*, vol. 89, no. 22, 2006, Art. no. 222109.
- [10] W. Knap *et al.*, "Nonresonant detection of terahertz radiation in field effect transistors," *J. Appl. Phys.*, vol. 91, no. 11, pp. 9346–9353, Jun. 2002.
- [11] Y. F. Sun *et al.*, "Room temperature GaN/AlGaIn self-mixing terahertz detector enhanced by resonant antennas," *Appl. Phys. Lett.*, vol. 98, no. 25, 2011, Art. no. 252103.
- [12] J. D. Sun *et al.*, "High-responsivity, low-noise, room-temperature, self-mixing terahertz detector realized using floating antennas on a GaN-based field-effect transistor," *Appl. Phys. Lett.*, vol. 100, no. 1, 2012, Art. no. 013506.

- [13] J. D. Sun *et al.*, "Probing and modelling the localized self-mixing in a GaN/AlGaIn field-effect terahertz detector," *Appl. Phys. Lett.*, vol. 100, no. 17, 2012, Art. no. 173513.
- [14] R. Han *et al.*, "A 280-GHz Schottky diode detector in 130-nm digital CMOS," *IEEE J. Solid-State Circuits*, vol. 46, no. 11, pp. 2602–2612, Nov. 2011.
- [15] R. Han *et al.*, "280 GHz and 860 GHz image sensors using Schottky-barrier diodes in 0.13 m digital CMOS," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2012, pp. 254–256.
- [16] R. Han *et al.*, "Active terahertz imaging using Schottky diodes in CMOS: Array and 860-GHz pixel," *IEEE J. Solid-State Circuits*, vol. 48, no. 10, pp. 2296–2308, Oct. 2013.
- [17] E. Ojefors, U. R. Pfeiffer, A. Lissauskas, and H. G. Roskos, "A 0.65 THz focal-plane array in a quarter-micron CMOS process technology," *IEEE J. Solid-State Circuits*, vol. 44, no. 7, pp. 1968–1976, Jul. 2009.
- [18] E. Ojefors *et al.*, "Terahertz imaging detectors in a 65-nm CMOS SOI technology," in *Proc. Eur. Solid-State Circuits Conf.*, Sep. 2010, pp. 486–489.
- [19] R. Al Hadi *et al.*, "A broadband 0.6 to 1 THz CMOS imaging detector with an integrated lens," in *Proc. IEEE MTT-S Int. Microw. Symp. Dig.*, Jun. 2011, pp. 1–4.
- [20] H. Sherry *et al.*, "Lens-integrated THz imaging arrays in 65 nm CMOS technologies," in *Proc. IEEE Radio Freq. Integr. Circuits Symp. Dig.*, Jun. 2011, pp. 365–368.
- [21] F. Schuster *et al.*, "A broadband THz imager in a low-cost CMOS technology," in *Proc. IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers*, Feb. 2011, pp. 42–43.
- [22] A. Boukhayma, A. Dupret, J. P. Rostaing, and C. Enz, "A low-noise CMOS THz imager based on source modulation and an in-pixel high-Q passive switched-capacitor N-path filter," *Sensors*, vol. 16, no. 3, Mar. 2016, Art. no. 325.
- [23] R. Al Hadi *et al.*, "A 1 k-pixel video camera for 0.7–1.1 terahertz imaging applications in 65-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 47, no. 12, pp. 2999–3012, Dec. 2012.
- [24] T. C. Yan *et al.*, "CMOS THz transmissive imaging system," in *Proc. IEEE Asian Solid-State Circuits Conf.*, Nov. 2014, pp. 169–172.
- [25] S. Boppel *et al.*, "CMOS integrated antenna-coupled field-effect-transistors for the detection of 0.2 to 4.3 THz," in *Proc. IEEE 12th Top. Meeting Silicon Monolithic Integr. Circuits RF Syst.*, Jan. 2012, pp. 77–80.
- [26] M. Dyakonov and M. Shur, "Shallow water analogy for a ballistic field effect transistor: New mechanism of plasma wave generation by dc current," *Phys. Rev. Lett.*, vol. 71, no. 15, pp. 2465–2468, Oct. 1993.
- [27] M. Dyakonov and M. Shur, "Detection, mixing, and frequency multiplication of terahertz radiation by two-dimensional electronic fluid," *IEEE Trans. Electron Devices*, vol. 43, no. 3, pp. 380–387, Mar. 1996.
- [28] Z. Y. Liu, L. Y. Liu, J. Yang, and N. J. Wu "A fully-integrated 860-GHz CMOS terahertz sensor," in *Proc. IEEE Asian Solid-State Circuits Conf.*, Nov. 2015, pp. 121–124.
- [29] B. Razavi, *Design of Analog CMOS and Integrated Circuits*. New York, NY, USA: McGraw-Hill, 2001, ch. 2.
- [30] *Sentaurus Device User Guide, Ver. D-2010.03*, Synopsis Inc., Mountain View, CA, USA, Mar. 2010.
- [31] R. Wu, J. H. Huijsing, and K. A. A. Makinwa, *Precision Instrumentation Amplifiers and Read-Out Integrated Circuits*. New York, NY, USA: Springer, 2012, ch. 2.
- [32] Z. Y. Liu, L. Y. Liu, Z. Zhao, J. Liu, and N. J. Wu "A 0.94-THz detector in 180-nm standard CMOS process," in *Proc. Int. Conf. Solid State Devices Materials*, Sep. 2014, pp. 474–475.
- [33] Z. Y. Liu, L. Y. Liu, and N. J. Wu, "Design of 1-THz field effect transistor detectors in 180-nm standard CMOS process," *Proc. SPIE*, vol. 8909, Aug. 2013, Art. no. 89091E.
- [34] J. D. Kraus and R. J. Marhefka, *Antennas for All Applications*, 2nd ed. New York, NY, USA: McGraw-Hill, 1997, ch. 2.
- [35] D. M. Pozar, *Microwave Engineering*, 3rd ed. Hoboken, NJ, USA: Wiley, 2011, ch. 5.
- [36] V. Quiquempoix *et al.*, "A low-power 22-bit incremental ADC," *IEEE J. Solid-State Circuits*, vol. 41, no. 7, pp. 1562–1571, Jul. 2006.



Zhao-yang Liu was born in Jilin, China, in 1989. He received the B.S. degree in applied physics from Jilin University, Changchun, China, in 2011, and the Ph.D. degree in microelectronics and solid state electronics from the Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China, in 2016.

He is currently an Assistant Professor with the Shenyang Institute of Automation, Chinese Academy of Sciences, Shenyang, China. His research interests include terahertz integrated circuits and systems for imaging.



Li-yuan Liu (M'11) received the B.S. and Ph.D. degrees in electrical engineering from the Electronic Engineering Department, Institute of Microelectronics, Tsinghua University, Beijing, China, in 2005 and 2010, respectively.

He is currently an Associate Professor with the Institute of Semiconductors, Chinese Academy of Sciences, Beijing. His ongoing work includes terahertz imaging sensors, CMOS image sensors, and analog-to-digital converters.

Dr. Liu has served a Technical Program Committee member of the IEEE Asian Solid-State Circuit Conference (A-SSCC) since 2013.



Jie Yang was born in Chongqing, China, in 1987. He received the B.S. degree in electronic science and technology from Tianjin University, Tianjin, China, in 2010, and the Ph.D. degree in microelectronics and solid state electronics from the Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China, in 2015.

He is currently a Postdoctoral Fellow with the Department of Electrical and Computer Engineering, University of Calgary, Calgary, AB, Canada. His research interests include algorithms and very large-scale integration architecture of image processing, computer vision, wide dynamic range imaging, and deep learning.



Nan-jian Wu (M'05) was born in Zhejiang, China, on February 27, 1961. He received the B.S. degree in physics from Heilongjiang University, Harbin, China, in 1982, the M.S. degree in electronic engineering from Jilin University, Changchun, China, in 1985, and the D.S. degree in electronic engineering from the University of Electronic-Communications, Tokyo, Japan, in 1992.

In 1992, he joined the Faculty of Engineering, Research Center for Interface Quantum Electronics, Hokkaido University, Sapporo, Japan, as a Research Associate. In 1998, he was an Associate Professor with the Department of Electro-Communications, University of Electronic Communications. Since 2000, he has been a Professor with the Institute of Semiconductors, Chinese Academy of Sciences, Beijing, China. In 2005, he visited the Research Center for Integrated Quantum Electronics, Hokkaido University, as a Visiting Professor. Since 2009, he became an Honorable Guest Professor with the Research Institute of Electronics, Shizuoka University, Shizuoka, Japan. His research is in the field of mixed-signal LSI design and semiconductor quantum devices.