# Materials and Devices for On-Chip and Off-Chip Peltier Cooling: A Review

Lakshmi Amulya Nimmagadda<sup>()</sup>, Rifat Mahmud<sup>()</sup>, and Sanjiv Sinha<sup>()</sup>

(Invited Paper)

Abstract— The thermoelectric effect forms the basis of Peltier cooling that has attracted interest for solid-state refrigeration for more than a century. The dearth of materials level efficiency in converting between heat and electricity has limited widespread applications. With renewed focus on energy technologies in the past three decades, the thermoelectric effect has been intensely explored in new materials using state-of-the-art advances in materials fabrication, characterization techniques, and theory. This article aims to navigate the complex landscape of these studies to identify credible advances, pinpoint continuing problems, and lay out future prospects for both research and applications, with emphasis on electronics cooling.

*Index Terms*—Electronic, optoelectronic, Peltier cooling, superlattice, thermoelectric.

## I. INTRODUCTION

**B** Y 2027, the market for thermoelectric materials is expected to reach U.S. \$100M, driven by growth in the thermoelectric generators (TEGs) market, and is projected to cross U.S. \$700M and more, by growth in the market for thermoelectric coolers (TECs), projected to reach U.S. \$1.7B [1], [2]. The latter is a significant growth from 2019, where the market was ~U.S. \$675M. Current prominent applications of TECs include consumer electronics, communications, medical experiments, automobiles, and aerospace [3]. Lasers, charge-coupled device (CCD) cameras, automobile batteries, portable refrigerators, and car seats have all discovered use for thermoelectric cooling [4]. However, for more demanding applications such as in the thermal management of microprocessors, TECs still remain outside the realm of practicable solution. Nevertheless, TECs continue to attract interest for the perceived advantages of compactness, absence of moving parts, and fast response times. The past three decades have witnessed dramatic activity in thermoelectric materials research. Improved understanding of transport through better theoretical and experimental tools, supported by advances in nanomaterials synthesis has led to reports of breakthrough

Manuscript received February 11, 2021; revised June 2, 2021; accepted June 24, 2021. Date of publication July 6, 2021; date of current version August 18, 2021. Recommended for publication by Associate Editor K. Ramakrishna upon evaluation of reviewers' comments. (*Corresponding author: Lakshmi Amulya Nimmagadda.*)

Lakshmi Amulya Nimmagadda and Rifat Mahmud are with the Department of Mechanical Science and Engineering, University of Illinois at Urbana– Champaign, Urbana, IL 61801 USA (e-mail: ln6@illinois.edu).

Sanjiv Sinha is with the Department of Mechanical Science and Engineering, University of Illinois at Urbana–Champaign, Urbana, IL 61801 USA, and also with Holonyak Micro and Nanotechnology Laboratory, Urbana, IL 61801 USA.

Color versions of one or more figures in this article are available at https://doi.org/10.1109/TCPMT.2021.3095048.

Digital Object Identifier 10.1109/TCPMT.2021.3095048

thermoelectric properties [5]–[8]. Efforts to translate these laboratory breakthroughs into commercial solutions are still nascent.

Meanwhile, the electronics industry has evolved growth strategies that deviate from traditional transistor scaling and focus increasingly on denser packaging. The current microprocessors have peak power densities in the order of several hundreds of W/cm<sup>2</sup> that are significantly greater than average power densities, often in the order of tens of W/cm<sup>2</sup> [9]. Spatial and temporal nonuniformities in power dissipation and temperatures are consequently very significant. Emerging cooling techniques such as microchannels-based heatsinks, microheat pipes, impinging jets, or magnetohydrodynamic-based cooling are still not adequate for site-specific thermal management inside the chip, hampered by the need for complex integration as well as lack of downward scaling [10]. Selective cooling near hotspots can, however, significantly reduce cooling power requirements for the whole chip. In this space, thermoelectric cooling may offer a niche thermal management solution. The historical disadvantage of TECs has been the lack of a material with a sufficiently high thermoelectric figure of merit, Z. A TEC is a heat engine whose idealized efficiency is governed by the product of Z and the average operating temperature, T. Over the past decade, extensive materials research has attempted to improve ZT by employing techniques such as alloying, nanostructuring, and band engineering. As an example, the ZT for Bi<sub>2</sub>Te<sub>3</sub> alloys, the most common thermoelectric material, has been improved from  $\sim 0.2$  to 1.4 (at 373 K) [6].

Many excellent review articles on thermoelectrics have been written in the last two decades. These reviews primarily focus on material properties and methods for improving the thermoelectric figure of merit [11]–[17]. A handful of reviews consider practical details such as power supply, temperature sensing and cooling [3], [18], and cover modeling approaches used to analyze thermoelectric phenomena [19]. The objective of this article is to elucidate the current state of the art from the perspective of potential technology implementation in electronics cooling. This article thus focuses on practical issues of relevance to electronics cooling.

This article is organized as follows. Section II covers the basic physics of thermoelectricity in brief, whereas Section III focuses on materials, with emphasis on the 300–400 K temperature range. Section IV introduces devices for thermoelectric cooling and their operation. Section V summarizes past investigations into thermoelectric cooling of hotspots and integration into chips. Section VI discusses the more

This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see https://creativecommons.org/licenses/by/4.0/

niche Peltier cooling at junctions internal to a semiconductor device. Section VII discusses the effect of parasitic losses on device performance and Section VIII discusses device reliability. Section IX provides a perspective on future applications of TECs in high-power density electronics applications. Section X concludes this article with a summary of key points and an outlook.

# II. BASIC THERMOELECTRIC PHENOMENA AND MATERIALS PHYSICS

As mentioned above, a temperature-dependent dimensionless figure of merit (ZT) is the material parameter governing ideal performance [20]. We note that ZT does not include the effects of thermal and electrical contact resistances, boundaries, and heatsink conductance which can each play a major role in practice. The figure of merit is given by  $S^2 \sigma T/(k_e + k_{ph})$ , where S,  $\sigma$ ,  $k_e$ , and  $k_{ph}$  denote the Seebeck coefficient, electrical conductivity, electronic thermal conductivity, and phonon thermal conductivity, respectively, at an average absolute temperature (T) of the device.  $S^2\sigma$ is termed the thermoelectric power factor (PF). A high ZT material should thus combine a large PF with low thermal conductivity. Slack famously captured this in the term "phonon-glass/electron-crystal" (PGEC) whereby the best thermoelectric material should have the thermal properties of glassy or amorphous solids, and the electrical properties of crystalline materials [20].

The abovementioned transport coefficients can each be evaluated formally using solutions of the Boltzmann transport equation (BTE) for the nonequilibrium statistical distribution of the carriers conducting heat or charge, respectively. For bulk materials that obey parabolic dispersion relation the transport coefficients can be expressed as follows:

$$\sigma = \frac{8\sqrt{2\pi}q^2 N m_d^{3/2} \tau_0}{m^* h^3} (k_{\rm B}T)^{\gamma+3/2} \left(\frac{2\gamma}{3} + 1\right) F_{\gamma+1/2}(\zeta) \quad (1)$$

$$S = \frac{k_{\rm B}}{q} \left[ \frac{(\gamma + 5/2)F_{\gamma + 3/2}(\zeta)}{(\gamma + 3/2)F_{\gamma + 1/2}(\zeta)} - \zeta \right]$$
(2)

$$k_{\rm e} = L\sigma T \tag{3}$$

where

$$L = \left(\frac{k_{\rm B}}{q}\right)^2 \left[\frac{(\gamma + 7/2)F_{\gamma + 5/2}(\zeta)}{(\gamma + 3/2)F_{\gamma + 1/2}(\zeta)} - \left(\frac{(\gamma + 5/2)F_{\gamma + 3/2}(\zeta)}{(\gamma + 3/2)F_{\gamma + 1/2}(\zeta)}\right)^2\right]$$
(4)

here  $\gamma$  is given by the power law relaxation time  $\tau(E) = \tau_0$  $(E - E_0)^{\gamma}$ ,  $\zeta$  is the reduced Fermi level given by  $\zeta = (E_{\rm F} - E_0)/k_{\rm B}T$  where  $E_0$  is the ground state energy,  $E_{\rm F}$  is the Fermi energy,  $k_{\rm B}$  is the Boltzmann's constant, q is the charge,  $m^*$  is the conductivity effective mass defined along the direction of electrical conduction,  $m_{\rm d}$  is the density of states (DOS) effective mass, N is the valley degeneracy, h is the Planck's constant, L is the Lorentz number, and  $F_j(\zeta) = \int_0^\infty z^j/(1 + \exp(z - \zeta))dz$  is the Fermi-Dirac integral of order j.

Equations (1)-(4) can be further simplified depending on whether the material is nondegenerate (ND)  $(|E_{\rm F} - E_{\rm c,v}| \gg k_{\rm B}T)$  or strongly degenerate (D) (metal like)  $(|E_{\rm F} - E_{\rm c,v}| \ll k_{\rm B}T)$ . To be strongly degenerate,  $E_{\rm F}$  must be greater than  $4k_{\rm B}T$  with respect to the ground state energy [20]. *S* is further related to  $\sigma$  through the Mott relationship via the carrier concentration (*n*) as shown in the following equation [21]:

$$S = \frac{\pi^2 k_{\rm B}^2 T}{3q} \left. \frac{d(\ln \sigma)}{dE} \right|_{E=E_{\rm F}} = \frac{\pi^2 k_{\rm B}^2 T}{3q} \left[ \frac{1}{\mu} \frac{d\mu}{dE} + \frac{1}{n} \frac{dn}{dE} \right]_{E=E_{\rm F}}.$$
(5)

In cooling applications, it is the Peltier coefficient  $\Pi$  rather than *S* that governs device performance. These coefficients are related by the Kelvin relationship,  $\Pi = ST$ . Following a similar approach described earlier, expressions can be derived for  $\Pi$ . For example, for the ND and D cases, the Peltier coefficient takes the following forms [22]:

$$\Pi_{\rm ND} \approx \frac{1}{q} [(\gamma + 5/2)k_{\rm B}T - E_{\rm F}] \tag{6}$$

$$\Pi_{\rm D} \approx \left(\frac{\pi^2 k_{\rm B}^2}{3q}\right) \left(\frac{\gamma + 3/2}{E_{\rm F}}\right) T^2.$$
(7)

An increase in ZT can result from an increase in PF, a reduction in total thermal conductivity  $k = k_e + k_{ph}$ , or a combination of these two. As  $k_e$  is coupled with  $\sigma$ , the only viable option to reduce thermal conductivity entails decreasing  $k_{ph}$ . The phonon BTE can be used to derive an expression for  $k_{ph}$ . Details of the derivation can be found in [23] which eventually leads to

$$k_{\rm ph} = \frac{1}{3} C_{\rm v} v \Lambda \tag{8}$$

where  $C_v$  is the phonon heat capacity,  $\Lambda = v\tau$  is the phonon mean free path, and v is the phonon group velocity.

Unless the operating temperature is very low (<40 K),  $C_v$  and v are almost constant in a material. According to (8),  $\Lambda$  must, therefore, be reduced to lower  $k_{\rm ph}$ . The mean free path can be reduced through scattering processes such as grain boundary scattering, defect-induced scattering, and Umklapp scattering (scattering of phonons with each other) with various levels of success [24], [25].

# III. LEADING MATERIALS AND THEIR SYNTHESIS

This section identifies leading thermoelectric materials and summarizes their properties. We discuss the obtainable range of material properties and point out suitable materials for cooling applications. We further provide insights into methods used in materials engineering to improve material properties. Thermoelectric materials are typically classified based on their electronic properties, but here we consider the temperature of operation to emphasize applications.

# A. Materials in the Range 300-400 K

The common materials used in refrigeration are alloys of bismuth (Bi) and antimony (Sb) chalcogenides (Te, Se). Among these, bulk  $Bi_2Te_3$  is widely used in practical applications due to its high PF and low k which leads to a high ZT of ~1 at room temperature, as shown in Fig. 1. The band



Fig. 1. (a) Thermoelectric figure of merit (ZT), (b) thermoelectric PF  $(S^2\sigma)$ , and (c) thermal conductivity (k) as a function of temperature for various thermoelectric materials. At room temperature of 300 K, BiSbTe alloy possesses high  $S^2\sigma$  where GeTe possesses high k. Since ZT is directly proportional to  $S^2\sigma$  and inversely proportional to k, ZT is the highest for BiSbTe. References for the data can be found in Table I.

degeneracy of Bi<sub>2</sub>Te<sub>3</sub> results in superior electronic transport properties and alloying introduces various defects leading to increased scattering of lattice phonons which reduces k [17], [26]. With increasing negative environmental effects of conventional fluorocarbon-based refrigeration methods, the Bi<sub>2</sub>Te<sub>3</sub> refrigeration system has become a viable small-scale system. Recent research in Bi2Te3-based materials focused on improving ZT by using low-dimensional materials such as quantum wells, superlattices, quantum wires, and dots with reduced thermal conductivity. A very high ZT of 2.4 at 300 K was reported using a superlattice device made of Bi<sub>2</sub>Te<sub>3</sub>/Sb<sub>2</sub>Te<sub>3</sub> [5]. The increase in ZT was attributed to the phonon-blocking/electron-conducting nature of superlattices. The ZT values and the physical attribution have not been validated independently. A ZT of 1.4 at 373 K was reported for nanostructured bulk alloy made of bismuth antimony telluride (BiSbTe) [6]. The increase in ZT was a result of lowering thermal conductivity due to increased scattering at grain boundaries and defects.

In the temperature range of 300-400 K, there does not appear to be much progress on materials for TEC-related applications beyond Bi2Te3-based materials. More recently, a study on thin-film half-Heusler alloy based on Fe<sub>2</sub>V<sub>0.8</sub>W<sub>0.2</sub>Al reported a very high ZT of  $\sim 5$  at  $\sim 350$  K [8]. This is attributed to a variation in DOS close to the Fermi level which leads to very high thermopower (S). The results are, however, debatable as this study involves an indirect measurement. The use of a conducting interfacial layer between the substrate and the thin film might have resulted in measurement errors while determining the temperature difference across the substrate for thermopower calculation. More work appears to be necessary to confirm these results. Another recent study investigating the thermoelectric properties of elemental Fe, Co, and Ni reported that the thermopower of these metals is highly influenced by the presence of magnons resulting in high thermoelectric PFs [27]. For Co, the peak  $S^2\sigma$  was reported to be 160  $\mu$ W/cm·K<sup>2</sup> in the temperature range of 300–400 K. The authors proposed the idea of using metallic thermoelectric materials with high PF and k for active cooling of electronic devices [28]. More research is necessary in developing such

metallic alloys with improved thermoelectric properties to realize active cooling in electronic devices using TECs.

## B. Higher and Lower Range Materials

High temperature operation (between 600 and 800 K) is important mainly for TEG applications. Materials typically used in this temperature range are PbTe alloys. The inherently low k of PbTe has made it a leading material for high temperature TEGs. The low k value is attributed to phonon scattering due to the soft bonds between large atoms of Pb and Te [29]. Nanostructuring to reduce  $k_{\rm L}$  and increasing the DOS through band structure engineering to improve S have been shown to be effective in PbTe based alloys [30]-[32]. At even higher temperatures, GeTe alloys, SiGe alloys, skutterudites, half-Heusler alloys, and silicides have emerged as leading materials, as shown in Fig. 1. Improvement of properties via nanostructuring, alloying, and band engineering has been explored in these materials [33]. To avoid the use of expensive and relatively rare Ge, improvements to the ZT of bulk Si have been explored through optimal doping and nanostructuring [34], [35]. Practical realization of thermoelectric modules using these materials requires efficient material processing and device integration techniques.

Organic thermoelectric materials such as PEDOT:PSS, and polyaniline possess low ZT values around 0.01 or lower in the temperature range of 250-400 K [15], [36]-[38]. They are good electrical conductors and can be readily patterned on large areas from commercially available organic solutions. They have been proposed as TEGs at low temperatures and explored for applications in flexible and wearable electronics since they are inexpensive and unreactive [39]-[41]. Recent research in organic thermoelectrics focused on developing nanostructured polymers, polymer/inorganic composites, and carbon nanotube-based composites to improve thermoelectric properties [42], [43]. At even lower temperatures, very few materials are known to exhibit desirable thermoelectric properties. Chung et al. [44] investigated thermoelectric properties of CsBi<sub>4</sub>Te<sub>6</sub> to find peak  $S^2\sigma$  and ZT at ~225 K with values of ~50  $\mu$ W/cm · K<sup>2</sup> and 0.8, respectively.

#### C. Thermoelectric Material Synthesis

The most common process of material synthesis is to mix elemental raw materials in stoichiometric proportions together and melt them under suitable conditions of temperature and pressure, followed by sintering. Methods such as melt spinning (MS) and mechanical alloying (MA) using ball milling are used to mix the individual ingredients, followed by spark plasma sintering (SPS) or hot pressing to form pellets or disks for characterization. The type of the method used is dependent on the material being synthesized, desired grain size and structure. Other material growth techniques include the Birdgman method for single crystal growth, and molecular beam epitaxy (MBE) and chemical vapor deposition (CVD) for thin film growth. A majority of the material characterization studies deal with bulk samples and use one of the above-mentioned bulk synthesis techniques. Material synthesis also includes controlling process parameters such as material content, process temperature, and the type of sintering. These affect the grain size, orientation, and the formation of nanostructures.

# D. Property Optimization

Materials optimization follows from the physics of thermoelectric transport and efficiency laid out in Section II. The focus is generally on lowering k and/or increasing  $S^2\sigma$ . Optimizing carrier concentration and band engineering to simultaneously increase S and  $\sigma$  are frequently employed to improve  $S^2\sigma$  [33]. Doping and alloying lower k by increasing phonon scattering [45], [46]. Another effective technique is to incorporate alloys in the material as nanoinclusions. Nanoinclusions can also increase S at high doping due to the electron scattering on band bending at nanoinclusionsemiconductor interfaces [47]. Synthesis processes such as SPS can be used to introduce charged defects in the material that serve to reduce carrier concentration [48]. The preferential scattering of electrons at charged defect sites can lead to injection of electrons into the bulk resulting in higher bulk electrical conductivity. Defect chemistry can also be used to allow appropriate doping to achieve desired thermoelectric properties [49].

Band structure engineering is a powerful technique used to alter the band gap, create resonant states through band distortion, or achieve band convergence [32], [33]. Band engineering techniques are mainly implemented in lead chalcogenides to improve *S* and  $\sigma$ . Dopants serve to increase the effective mass leading to large DOS [32]. A large DOS ensures a high *S* at a given carrier concentration. But dopants can also lower the electron mobility leading to lower  $\sigma$ . Increasing the band gap at high temperatures can reduce the effect of minority carriers degrading *S* and also reduce the electronic thermal conductivity. Resonant states can increase DOS through an increase in effective mass thereby increasing *S* [49]. Band convergence can increase *S* by increasing the band degeneracy of the material.

Material property optimization based on process parameters usually follows a trial-and-error approach by changing the parameters over a chosen range to identify the best combination. The repeatability and reliability of such optimization methods is, however, scarce in the literature.

Table I summarizes details on the various dopants and alloys used for each thermoelectric material and the effect on thermoelectric properties. Table I includes synthesis techniques and optimization methods, as well as general observations regarding the success of these approaches.

# IV. BULK THERMOELECTRIC DEVICE AND ITS OPERATION

A typical thermoelectric device consists of multiple pairs of p-type and n-type semiconductor legs shown in Fig. 2, connected in series electrically and in parallel thermally. The legs are connected to each other through metal connectors usually made of copper. As current flows through the device, one side is cooled and the other is heated. We consider a two-leg device for our theoretical analysis, as shown in Fig. 2. Based on the mode of operation, thermoelectric devices can operate as TEGs or TECs. In a TEC, heat flow is facilitated by the current flow through the device.

TECs can be used under two modes of operation: refrigeration and active cooling. Thermoelectric refrigeration, as shown in Fig. 2(a), takes place when heat flows from the cold side to the hot side (typically ambient). In this scenario, Peltier heat flow and Fourier conduction oppose each other which suggests that materials with low thermal conductivity can achieve better refrigeration. In the active cooling mode shown in Fig. 2(b), Peltier heat flow is augmented by Fourier conduction. In Sections IV-A–IV-C, we discuss the differences between the refrigeration and active cooling modes of operation, both at steady state. We then discuss the special case of transient operation.

#### A. Refrigeration

We consider a p-n thermoelectric module as shown in Fig. 2(a) at steady state. In the case of thermoelectric refrigeration, heat is extracted from the cold side at a constant temperature  $T_{\rm C}$  and heat is rejected at the hot side at constant temperature  $T_{\rm H}$ . The cooling power of the TE module defined as the heat absorbed at the cold junction,  $Q_{\rm c}$  is given by

$$Q_{\rm C} = SIT_{\rm C} - \frac{1}{2}I^2R - K\Delta T.$$
(9)

Here  $S = S_p - S_n$  is the junction Seebeck coefficient, *I* is the current through the TE module,  $L_p$  and  $L_n$  are the lengths,  $A_p$  and  $A_n$  are the areas of the p- and n-legs,  $R = L_p \rho_p / A_p + L_n \rho_n / A_n$  is the series equivalent electrical resistance,  $K = L_p k_p / A_p + L_n k_n / A_n$  is the parallel equivalent thermal conductance, and  $\Delta T = T_H - T_C$  is the temperature difference across the TEC module. Since the TE module functions as a heat pump, the performance evaluation metric is its coefficient of performance (COP) which is the ratio of heat absorbed at the cold side to the power input. Hence, the COP is given by

$$COP = \frac{SIT_{C} - \frac{1}{2}I^{2}R - K\Delta T}{SI\Delta T + I^{2}R}.$$
 (10)

Both COP and cooling power are dependent on the operating current. The performance of TE module can be optimized

Material	Temperature range	S (uV/K)	σ (10 <sup>5</sup> S/m)	k (W/mK)	ZT	Method of synthesis	Method of improvement of ZT	General comments
Bi <sub>2</sub> Te <sub>3</sub> alloys [6]	300 – 400 K	187	1.25	1.1	1.2	Zone melting Melt spinning followed by spark plasma sintering Ball milling followed by bot pressing	Nanostructuring to lower k	Highly anisotropic in nature. Can be p-type or n-type with appropriate doping.
PbTe alloys [31]	600 – 800 K	75	2.4	4.3	0.1	Direct reaction via melting followed by hot pressing Electrochemical deposition Sonochemistry Solvothermal/hydrotherm al process	Nanostructuring through nanoinclusions of Ag <sup>+</sup> , Na <sup>+</sup> , K <sup>+</sup> and Sb <sup>++</sup> can lower k through phonon scattering Band engineering to maximize S <sup>2</sup> σ	Widely used in TEGs at high temperatures Easy alloying due to fcc structure
SiGe alloys [137]	600 – 800 K	-92	1.04	4.8	0.1	Chemical vapor deposition for thin films Ball milling followed by hot pressing for bulk	Modulation doping to increase mobility Nanostructuring to lower k <sub>L</sub>	High <i>k</i> since Si composition is ~ 80% in the alloy General application as TEG
CoSb <sub>3</sub> Skutterudites (MX <sub>3</sub> : M = Co, Rh, Ir and $X = P$ , As and Sb)	600 - 800 K	-160	1	4.8	0.15	Melt spinning and spark plasma sintering	Increase phonon scattering using filler species such as alkali metals and other ions to reduce $k_L$	Cage like structure facilitates filling with other species to alter the scattering phenomena.
$Hf_{1-x}Zr_xNiSn_{1-y}Sb_y$ Half Heusler alloys [139]	600 - 1000 K	-138	1.6	1.86	2.2	Levitation melting and spark plasma sintering	Alloy scattering through intermixing of Hf and Zr to lower $k_L$	
$Mg_2Sn$ Silicides $Mg_2X (X = Si, Ge and$ Sn) [140]	600 - 800 K	-115	2.5	6.5	0.15	Melt spining and spark plasma sintering	Nanostructuring through nanoinclusions and band convergence to lower $k$	Composed of inexpensive and easily available compounds
SnSe [141]	300 - 700 K	500	1.5	0.7	0.7	Birdgman crystal growth	Hole doping to lower $k_L$ Alloying with Pb, Zn and other compounds Hole doping enhances S and $\sigma$ through contribution from multiple bands	Highly anisotropic and exhibits better properties preferably along axes with strong SnSe bonding Made using compounds available in abundance
PEDOT:PSS [42]	<300 K	14	0.3	0.34	0.01	Dropcasting, Ploymerization followed by spincoating onto a substrate	σ can be increased using dielectric solvents Inorganic materials such as CNTs and Bi <sub>2</sub> Te <sub>3</sub> incorporated into the polymer matrix to increase σ and lower k	Properties can be altered by controlling the amount of oxidation of the polymer solution
GeTe [142]	300 - 800 K	31	7.8	7.2	0.04	Melting in a furnace followed by sintering and bot pressing	Doping/alloying with materials such as Bi <sub>2</sub> Te <sub>3</sub> , Ag alloyed Sb <sub>2</sub> Te <sub>3</sub> to alter carrier concentration	Mainly used for thermoelectric generation at high temperatures





Fig. 2. (a) Thermoelectric refrigeration where the net heat flow is from the cold side and added to the hot side. Peltier heat flow is opposed by Fourier conduction. (b) Active cooling where the net heat flow is from the hot side to the cold side. Peltier heat flow is augmented by Fourier conduction. (c) Thermoelectric generation where the temperature difference results in a net current flow.

either by maximizing the cooling power or the COP depending on the type of application. The optimal current of operation for maximum cooling power is given by  $I_{opt} = ST_c/R$  and the maximum cooling power  $Q_{c,max}$  is given by

$$Q_{\rm C,max} = \frac{S^2 T_{\rm C}}{2R} - K \Delta T.$$
(11)

We can conclude from (11) that high  $S^2\sigma$  and low k are ideal to achieve high cooling power using TEC in the refrigeration mode. Consequently, materials with high ZT

at 300 K such as  $Bi_2Te_3$  are preferred in refrigeration applications.

## B. Active Cooling

In the case of active cooling, heat must be absorbed from the hot side at a temperature  $T_{\rm H}$  and rejected at the cold side at a temperature  $T_{\rm C}$  which is usually ambient, as shown in Fig. 2(b). The cooling power of the TEC  $Q_{\rm H}$  is defined as the heat absorbed at the hot side of the TEC and is given by

$$Q_{\rm H} = SIT_{\rm H} - \frac{1}{2}I^2R + K\Delta T.$$
 (12)

In the above expression,  $K \Delta T$  is the passive cooling and  $ST_h I - I^2 R/2$  is the active cooling. We can deduce that Peltier cooling is augmented by Fourier conduction in the case of active cooling as opposed to refrigeration. The performance of the device can again be evaluated from its COP defined as

$$COP = \frac{SIT_{C} - \frac{1}{2}I^{2}R + K\Delta T}{-SI\Delta T + I^{2}R}.$$
(13)

Zebarjadi [50] discussed in detail the key differences in the heat transfer mechanisms of refrigeration and active cooling. In particular, ZT is not an appropriate metric to evaluate thermoelectric materials for active cooling. The maximum cooling power at the hot side is achieved for an operation current of  $I = ST_{\rm H}/R$ . By performing a similar analysis, the maximum cooling power  $Q_{\rm H,max}$  and corresponding COP for TEC operating in active cooling mode are obtained as follows:

$$Q_{\rm H,max} = \frac{S^2 T_{\rm H}}{2R} + K \Delta T \tag{14}$$

$$COP = \frac{T_{\rm C}}{2T_{\rm H}} + \frac{\Delta T}{ZT_{\rm H}T_{\rm C}}.$$
 (15)

From the above expressions, we can conclude that the material used in active cooling should possess high  $S^2\sigma$  and high k. Hence, the thermally less conductive thermoelectric materials like Bi<sub>2</sub>Te<sub>3</sub> are not ideal for active cooling. Metallic alloys such as Pd-Ag or Cu-Ni [50] or metals like Co that possess high thermopower at 300 K might be suitable for effective heat removal in active cooling [27]. To lend further credence to this idea, active cooling has been recently demonstrated experimentally using Co-CePd<sub>3</sub> TE couple where Co and CePd<sub>3</sub> are the n-type and the p-type legs, respectively [28]. They evaluated the effective thermal conductivity of the TE module defined as follows:

$$k_{\rm eff} = k + \frac{S^2 \sigma T_{\rm H}}{\Delta T} \tag{16}$$

to be around 1000 W/mK for a  $\Delta T \sim 0.4$  K, which is two orders of magnitude higher than the individual thermal conductivities of Co and CePd<sub>3</sub>.

#### C. Transient Operation

Research on transient operation of the TEC mainly focused on understanding the pulse cooling of Peltier cooler using an optimized current pulse in the absence of an active heat load [51]–[55]. Pulse cooling is achieved at small timescales (~s) when a current pulse with magnitude higher than steady-state optimal current is used, as shown in Fig. 3 [52]. The amount of pulse cooling is shown to depend on the current pulse characteristics and the time constants involved in cooling and recovery of the cold side. Numerical and theoretical models are developed to study the effect of current pulse shape on pulse cooling [54], [56]. Thonhauser *et al.* [54] concluded that having a current pulse in the shape of  $t^2$  improves the refrigeration at the cold side by 8 K. Yang *et al.* [51] studied



Fig. 3. (a) Pulse cooling obtained at the cold side of TEC using a current pulse with peak current whose amplitude is a multiple of optimum current. (b) Current pulse variation corresponding to the cold side temperature response of the TEC. (Images taken from [46].)

the effect of transient cooling for a TEC with an attached passive load. They determined the effect of length of the TEC, current pulse amplitude and shape, and geometry of the TE element on the cold-side temperature. The time during which pulse cooling is observed is termed as holding time and it increases with increase in TE element length and decrease in current pulse magnitude as Joule heating reduces. The thermal conductivity (k) and volumetric specific heat ( $C_P$ ) of the passive load attached to the TE element affect the cooling observed. Having a passive load of higher k and  $C_P$ will increase the refrigeration. When working with TEC in transient refrigeration mode, geometric parameters and current parameters should be optimized such that the holding period of the pulse cooling is longer.

Although the abovementioned studies provide useful information about transient operation of TEC, the presence of active heat load will change the analysis in its entirety. The optimal current of TEC operation will become a transient function varying continuously as the temperature distribution across the TEC changes. A recent computational study evaluated the effectiveness of an embedded unipolar TEC for transient active cooling of a hotspot, as shown in Fig. 4(a) [57]. As established in Section IV, active cooling requires thermoelectric materials with high  $S^2 \sigma$  and high k. This study showed that conventional TEC materials such as Bi<sub>2</sub>Te<sub>3</sub> alloys do not provide any cooling advantage due to their intrinsically low thermal conductivities ( $k \approx 1.5$  W/mK) compared to that of the native



Fig. 4. (a) Geometry of the device used for computational modeling of thermoelectric cooling. TEC is embedded in the silicon chip under the hostpot. Heat flows from the hotspot to the sink. (b) Net cooling obtained at the hotspot due to TEC as a function of thermoelectric PF and thermal conductivity. (Images taken from [57].)

Si substrate ( $k \approx 130$  W/mK). Instead, a combination of high  $S^2\sigma$  (~35 mW/mK<sup>2</sup>) and k (~100 W/mK) is required to obtain net cooling at the hotspot, as shown in Fig. 4(b). In order to exceed the diffusive cooling provided by the Si that the Bi<sub>2</sub>Te<sub>3</sub> replaces, it would need a much higher  $S^2\sigma$ than it possesses. The prospect of using a TEC for hotspot cooling appears to be more appealing in substrates of low thermal conductivity such as sapphire/GaN heterostructure.

#### V. THERMAL MANAGEMENT USING TECS

In this section, we describe the efforts to explore thermoelectric devices for electronics cooling with emphasis on the past two decades, when devices in the size range of a few to a few hundred micrometers gained special prominence. Thermoelectric device cooling, initially proposed by Kraus et al. [58], centered around operating electronics at lower than ambient temperatures to increase reliability and switching speeds [58], [59]. Early experiments used TEC modules made of the most common thermoelectric material Bi<sub>2</sub>Te<sub>3</sub> [60]-[62]. However, any cooling achieved was insufficient for the large power dissipations typical in logic circuits [62] and spoke to the need for improving material properties [63]. Fukutani and Shakouri [64], demonstrated theoretically using bulk TEC with an integrated circuit to achieve low operating chip temperature under ambient conditions. The cooling provided by the TEC proved effective for heat dissipation densities below 2 W/cm<sup>2</sup>. Thermal resistances between the TEC and

the heatsink affected the TEC performance drastically. Other factors like heat conduction in adjacent substrates and backside thermal conduction from various thermal pathways also degraded TEC performance considerably. TECs when used in conjunction with other thermal management technologies such as heatsinks showed more promise, by lowering hotspot temperature by as much as  $\sim$ 5 K under steady-state conditions [65]–[67]. However, parasitic Joule heating remained a key bottleneck.

Evolution of semiconductor technology enabled the miniaturization of TECs to open possibilities for on-chip integration. Early work in TEC miniaturization focused on developing thin film fabrication techniques to reduce leg thickness while yielding material properties similar to the bulk. Microcoolers with leg thickness <0.2 mm were also developed using bulk manufacturing methods such as extrusion [68], [69]. Most of the work in thin film TECs (TFTECs) dealt with Bi2Te3 and Sb<sub>2</sub>Te<sub>3</sub> alloy-based thin films developed using techniques such as coevaporation and electrochemistry [70]-[72]. Experimental studies on TFTECs reported a wide range of maximum cooling  $(\Delta T_{\text{max}})$  from 1 to 2 K for (Bi, Sb)<sub>2</sub>Te<sub>3</sub> alloy-based thin film devices [71], [72] to 30 K for polycrystalline Bi<sub>2</sub>Te<sub>3</sub> alloy-based thin film deposited using a two-wafer process [73]. These values are lower when compared to their bulk counter parts due to the effect of electrical and thermal contact resistances and structural defects.

With the advent of better thin film deposition techniques, usage of superlattice structures in TFTECs gained prominence. Nanostructured films and quantum dot superlattice structures with improved intrinsic ZT are used as p- and n-legs of TFTECs. Using controlled film growth techniques such as MBE and metal organic chemical vapor deposition (MOCVD) reduced contact resistances leading to improved device performance. A  $\Delta T_{\text{max}}$  of ~45 K was reported for a Bi<sub>2</sub>Te<sub>3</sub>-based superlattice thermoelectric module grown using MOCVD which is attributed to a high intrinsic ZT of ~1.5 and reduced electrical contact resistance [7]. The details about materials used, fabrication methods, and device performance of TFTECs are presented in Table II.

TFTECs have been further explored as a means of reducing electrical resistance to reduce Joule heating losses. Intel reported cooling of ~6 K while pumping heat fluxes in the order of 1000 W/cm<sup>2</sup> with a TFTEC made of p-type Bi<sub>2</sub>Te<sub>3</sub>/Sb<sub>2</sub>Te<sub>3</sub> and n-type Bi<sub>2</sub>Te<sub>3</sub>/Bi<sub>2</sub>Te<sub>2.83</sub>Se<sub>0.17</sub> superlattices whose test setup is shown in Fig. 5 [74]. In another work, monolithic integration of TECs on a silicon chip offered net cooling of 4-7 K with cooling power density (CPD) ranging between 100 and 680 W/cm<sup>2</sup> [75]. TECs have also been explored in configurations other than the regular p-n couple. Zhang et al. [76] used an oversized microcooler chip made of Si/SiGe to remove heat from the hotspot on a silicon substrate. This resulted in the reduction of the hotspot temperature by 3.5 K. The oversizing of the microcooler is, however, not practical when there are multiple hotspots on the substrate. Using the substrate as a TEC and electrically biasing from the center toward the edges of the substrate was shown to reduce the hotspot temperature by  $\sim 6$  K at an ambient temperature of 373 K [77]. But the rest of the die also heats up due to flow

TABLE II COOLING PERFORMANCE OF ON-CHIP TECS REPORTED AT OR NEAR ROOM TEMPERATURE

Trues of	Matanial	Device configuration	Fabrication	Calestante	AT (12)	CDD
Type of	Material	Device configuration	Fabrication	Substrate	$\Delta I_{max}(\mathbf{K})$	CrD <sub>max</sub>
TEC			method			(W/cm²)
Miniaturized		total 18 couples,	Electroerosion	AlN (650 µm thick)	70.6 at 30 °C	80 at 30 °C
TECs		each 200 × 410 × 410 μm <sup>3</sup>			91.8 at 85 °C	98 at 85 °C
	Bi <sub>2</sub> Te <sub>3</sub> (Extruded) [68], [69]	total 18 couples,	Electrochemistry	AlN (650 µm thick)	64.2 at 30 °C	110 at 30 °C
		each $130 \times 410 \times 410 \ \mu m^3$			83.5 at 85 °C	132 at 85 °C
	p-leg: bulk (Bi/Sb) <sub>2</sub> Te <sub>3</sub> ;	p-leg is 130 × 250 × 250 μm <sup>3</sup> ;	Electrochemistry	-	14.8 at 23°C	-
	n-leg: Bi2Te3 NW [143]	n-leg is 50 ×370×370 µm3				
Alloy based	n <sup>+</sup> GaAs [144]	100 µm thick	Micromachining	n <sup>+</sup> GaAs (monolithic integration)	7.5 at 30 °C	-
thin film	p-Sb <sub>2</sub> Te <sub>3</sub> ;	Film thickness 0.70 um:	Co-evaporation	Glass	15.5 at 25°C	-
TECs	n- Bi <sub>2</sub> Te <sub>2</sub> [70]	diameter 7.0 µm	1			
1200	n-Bia Sh-Tea:	total 63 couples	Electrochemistry	Oxidized Si (400 um thick)	2 at 80 °C	-
	p Bi <sub>2x</sub> 50x103,	Film thickness 20 um	Electrochemistry	Oxidized 51 (100 µiii tillek)	200000	
	II-DI2103[/1]	diamatar 60 um				
	- Ch Ta .	tatal 60 acumba	Co. monometica	Class	1 -+ 25.90	
	p-502103;	The disk of couples,	Co-evaporation	Glass	Tat 25 C	-
	$n-B_{1_2} le_3 \lfloor /2 \rfloor$	Film thickness 4.5 µm,				
		diameter 40 µm	~			
	p-(B1,Sb) <sub>2</sub> Te <sub>3</sub> ;	Film thickness 10-20 µm	Co-sputtering	Si (200 µm)/SiO <sub>2</sub> (0.1-1.0 µm)	48 at 85 °C (Vacuum)	-
	n-Bi <sub>2</sub> (Se,Te) <sub>3</sub> [73]		(two-wafer process)		30 at 25 °C (Vacuum)	
Superlattice	n-InGaAs/InGaAsP [81]	Cathode: n+ InGaAs (0.3 µm)	MOCVD	n+ InP (100 μm thick)	1.2 at 25 °C	$\sim 100$
based thin		Barrier layer: InGaAsP (1 µm)			2.3 at 90 °C	
film TECs		Anode: n+ InGaAs (0.5 μm)				
	p-Bi2Te3/Sb2Te3 [5]	10 Å/50 Å p-Bi2Te3/Sb2Te3 single leg nanostructured	MOCVD	-	32 at 25 °C	585 at 25 °C
		superlattice			40 at 80 °C	700 at 80 °C
	SiGe/Si [117]	200×(3 nm Si/12 nm Sio 25Geo 25)	MBE	Si with a graded buffer layer	4.3 at 25 °C	598 at25 °C
		Film thickness: 3 um			7.0 at 100 °C	
		Area varying from $10 \times 10$ to $150 \times 150$ um <sup>2</sup>			13.8 at 250 °C	
	SiGoC/Si [70]	2 um thick SiGoC SL grown on ton of Si w/o any	MDE	Si (500 um thick)	2.8 at 25.9C	680 at 25 °C
	31060/31[/9]	buffer layer 60×60 um <sup>2</sup> daviag	WIDE	51 (500 µm mek)	2.8 at 25 °C	080 at 25 C
	. I	Eiler thisler and 100 unit	MDE	D-E2	6.9 at 100 °C	
	n-leg: n-PoseTe/PoTe	Film thickness: $\sim 100 \mu\text{m}$	MBE	Bar2 substrates	43.7 at 27 °C	-
	(nanostructured)	(0.1×10×5 mm <sup>2</sup> )				
	p-leg: Au ribbon [145]	Au ribbon: 0.025×0.25×5 mm <sup>3</sup>				
	10 1 1 10 100		I DI LOCUED		0.0 . 05.05	
	AlGaAs based SL [87]	$100 \times Al_{0.10}Ga_{0.90}As/Al_{0.20}Ga_{0.80}As$ with $60 \times 60 \ \mu m^2$	LPMOCVD	n type GaAs	0.8 at 25 °C	-
		device area			2.0 at 100 °C	
	In <sub>0.53</sub> Ga <sub>0.47</sub> As/ In <sub>0.52</sub> Al <sub>0.48</sub> As [86]	InGaAs SL film thickness 5 nm.	MBE	n <sup>+</sup> InP (330 μm) with InGaAs	0.8 at 25 °C	~ 135
		25 periods,		buffer layer (0.3 μm)		
		device size varying from $40 \times 40$ to $120 \times 120 \ \mu m^2$				
	Si/SiGe SL [76]	200×(3 nm Si/12 nm Si <sub>0.75</sub> Ge <sub>0.25</sub> );	MBE	Si chip (65 µm) on a Si substrate	3.5 at 25°C (bare cooler)	~600 at 25 °C
		3 µm thick SL thin film with 1 µm SiGeC buffer		(500 µm)	0.8 at 80 °C (cooler with	(bare cooler)
		laver:		× 1 /	chip)	110 at 80°C
		Device size varying from $50 \times 50 \mu\text{m}^2$ to $150 \times 150$			F)	(cooler with
		um <sup>2</sup>				(cooler mail
	n-Bi-Te-/Sh-Te-:	Film thickness: 5-8 um	MOCVD	Si Chin on Si Substrate	15 (total)	emp)
	$p - Di_2 T c_3/3 U_2 T c_3,$ $p - Di_2 T c_3/3 U_2 T c_3,$	Device size: $0.1 \times 2.5 \times 2.5 \text{ mm}^2$	MOCVD	Si Chip on Si Substrate	7.3 (noting)	-
	II- DI21C3/DI21C2.835C0.17 [74]	Eller this harves 9.1 was	MOCUD		1.5 (active)	259 -+ 25.00
	p-leg: $SD_2 Te_3/BI_2 Te_3 SL$	Film inickness: 8.1 µm	MOCVD	-	45.6 at 25 °C	258 at 25 °C
T . 1	n-ieg: n-type o-doped Bi <sub>2</sub> 1e <sub>3-x</sub> Se <sub>x</sub> [/]	v arying contact diameters			20 ( 2596	
Internal	Hg <sub>0.8</sub> Cd <sub>0.2</sub> Te	-	-	-	30 at 25°C	-
cooling in a	In <sub>0.53</sub> Ga <sub>0.47</sub> As	-	-	-	4 at 25 °C	-
p-n diode	InSb	-	-	-	4 at 25°C	-
[94]	GaAs	-	-	-	0.4 at 25 °C	-
	Si	-	-	-	0.02 at 25 °C	-



Fig. 5. (a) Cross section of the test package used by Intel to demonstrate thin film thermoelectric cooling. (b) State-of-the-art test package with heaters and temperature sensors. The TEC is attached beneath the spreader. (c) Infrared image showing the formation of a localized hotspot in the absence of a TEC. (Images taken from [68].)

of Joule heat. Thus, using TECs in lateral configuration can provide considerable cooling at the hotspot, but at the expense of creating newer hotspots elsewhere. Beyond oversizing, highly conductive contacts have been explored as a means of improving performance. Yang *et al.* [67] used a 100- $\mu$ m copper mini-contact between the silicon die and the TEC made of 20- $\mu$ m-thick Bi<sub>2</sub>Te<sub>3</sub> to direct the heat flux from the hotspot toward the TEC. This improved the cooling obtained at the hotspot to ~17 K which is significant. But the individual contribution of the TEC versus the copper contact is not clear. The impact of thermoelectric cooling in optoelectronic devices is different since even a temperature difference of 1–2 K may affect device performance drastically. In wavelength-division multiplexing (WDM) systems, where optical carrier signals are multiplexed using different wavelengths of laser light, 1–2 K change in temperature can result in a crosstalk between the channels [78]. Heterostructure-integrated thermionic (HIT) microrefrigerators with different superlattice periods, thicknesses, and doping concentrations are specifically studied for this

purpose [79]–[82]. HIT cooler uses thermionic emission in tandem with thermoelectric cooling to provide net cooling in devices. Thermionic emission refers to the emission of hot electrons from cathode to anode through a barrier. Typically, the superlattice structure acts as the barrier layer that allows the selective emission of hot electrons and consequently evaporative cooling at the junction [83]. Multiple studies reported cooling in the range of 0.5–3 K using microcoolers made from InGaAsP and AlGaAs superlattices [84]–[87].

Beyond these demonstrations targeting steady-state cooling, there are limited studies on transient thermoelectric cooling that mainly deal with cooling in the absence of an active heat load. These highlight the importance of short time scales in achieving pulsed cooling using a TEC [51], [52]. In summary, in hotspot cooling using TECs, attention must be paid to the complete heat flow path to ensure that the temperature field in the substrate is not adversely affected. This is particularly important in complex packages such as multichip modules. The heat flow paths in an improperly designed application can create unwanted additional hotspots elsewhere and deep within the device, eventually leading to failure.

#### VI. JUNCTION-BASED COOLING

Distinct from cooling using a dedicated Peltier device, internal thermoelectric cooling refers to the Peltier effect occurring during carrier transport across junctions inside a semiconductor device. For example, in a heterojunction bipolar transistor, cooling takes place when an electron is injected into the base from the emitter. The device geometry and the corresponding band diagrams describing the electron transport for a regular TEC and a junction-based cooler are shown in Fig. 6. Although internal cooling due to the thermoelectric effect is present in almost all active devices, the relative magnitudes vary significantly. A high thermal conductivity semiconductor such as Si does not benefit significantly from internal thermoelectric effects due to competition from Fourier heat conduction, but the effect can be beneficial in lower thermal conductivity semiconductors such as quarternary III-Vs. Despite extensive research for more than a decade, a full understanding of thermoelectric cooling in bipolar devices is still lacking [88]–[91]. In general, the effective  $S = (S_p \sigma_p + S_n \sigma_n)/(\sigma_p + \sigma_n)$  is reduced in bipolar transport since  $S_p$  and  $S_n$  are opposite signs. However, cooling may be enhanced by optimizing the doping, applied bias, and junction width. Device-internal thermoelectric cooling in p-n-junction diodes and laser diodes have been investigated experimentally [92]–[94]. In an insightful experiment, an ultrahigh-vacuum scanning thermoelectric microscopy (SThM) probed the local thermoelectric power of a GaAs p-n-junction ( $N_{\rm A} = 9 \times 10^{18}$  cm<sup>-3</sup>,  $N_{\rm D} = 1 \times$  $10^{19}$  cm<sup>-3</sup>) [95]. For an applied temperature difference of 30 K between the SThM tip and the unbiased sample, the measured thermoelectric voltage showed about  $\sim 4 \times$  enhancement compared to the bulk within the 2-nm region across the junction. This suggests a higher value of the Peltier coefficient near the junction. The Peltier coefficient in a bipolar device is thus bias-dependent, and not a constant material-dependent parameter. Optimizing the bias-dependent Peltier coefficient

shows that in theory,  $\Delta T_{\text{max}}$  in the order of 10 K is achievable at room temperature with In<sub>0.53</sub>Ga<sub>0.47</sub>As at a doping level of 10<sup>19</sup> cm<sup>-3</sup> [92]. For materials such as Hg<sub>0.8</sub>Cd<sub>0.2</sub>Te at a similar doping, a  $\Delta T_{\text{max}}$  in the order of ~ 30 K is theoretically possible at room temperature. However, in materials such as GaAs or Si,  $\Delta T_{\text{max}}$  is predicted to be <1 K even at degenerate doping. This is summarized in Table II. When extending this idea from short-length homojunction p-n diodes to long-length heterojunction diodes, the net effect could be either heating or cooling at the junction depending on the applied bias [96]. In devices where external cooling is not a viable or effective option, such internal cooling with proper optimization presents new opportunity.

Beyond bipolar junctions, the thermoelectric effect can also be utilized for cooling in tunneling junctions. The difference in carrier potential on either side of a thin barrier due to the gradient in temperature causes tunneling of electrons until the current driven by the electrostatic potential balances its thermally driven counterpart. A theoretical value of vacuum tunneling thermopower in the order of 10  $\mu$ V/K has been reported with similar as well as dissimilar electrodes [97]. Computational predictions based on 1-D tunneling theory estimated a thermopower of 48  $\mu$ V/K for a generic Al-Al<sub>2</sub>O<sub>3</sub>-Al junction with a 25-Å barrier thickness [98]. Experimental work on Au-1,4-benzenedithiol (BDT)-Au molecular junction demonstrated a Seebeck coefficient in the order of 10  $\mu$ V/K [99] which is on the same order of magnitude as predicted theoretically for a double-barrier resonant tunneling structure with 50-A-thick BDT barrier [100]. S is typically below 30  $\mu$ V/K in molecular junctions where charge transport is mostly due to the resonant tunneling of the carriers [101], [102]. A recent experiment on molecules between gold (Au) electrodes reported that resonant tunneling increased the Seebeck coefficient beyond 200  $\mu$ V/K [103]. This is an order of magnitude higher than ungated devices. Theoretical analysis shows that efficiencies close to the Carnot limit are possible near the limit of resonant tunneling. Recent work has targeted enhanced thermoelectric properties in 2-D materials through resonant tunneling [104]-[107]. It is difficult to determine the usability of such tunneling junctions since the field is mostly theoretical at present [108], [109].

# VII. INFLUENCE OF PARASITIC EFFECTS

In this section, we focus on parasitic losses encountered during TEC operation and discuss how changes in dimensions are often necessary to mitigate these losses. Electrical and thermal contact resistances encountered in TECs lead to parasitic effects. For example, electrical contact resistance results in additional Joule heat that needs to be removed by the TEC, reducing its cooling potential. Thermal contact resistance increases the internal temperature gradient across the TEC, leading again to reduced cooling. In case of bulk TECs, the contact resistance is usually much smaller than the internal resistance of the TE element and hence can be neglected. But for a thin film module, the magnitude of these contact resistances—both electrical and thermal—can be comparable to that of the TE element. A low contact resistivity, such



Fig. 6. Device configuration and band structure of (a) and (c) a regular thermoelectric refrigerator and (b) and (d) p-n junction diodes. (Images recreated from [92].)

as between a metal and highly doped Si, is in the order of  $10^{-9} \Omega \cdot cm^2$  [110]. In practice, typical figures may be higher, between  $10^{-7}$  and  $10^{-5} \Omega \cdot cm^2$  [111]. As an example of the influence of electrical contact resistivity, the optimal film thickness of a TFTEC changes from 20  $\mu$ m [83], [112] for contact resistivity in the order of  $10^{-6} \Omega \cdot cm^2$  to  $<2 \ \mu m$  when the contact resistivity decreases to  $10^{-8} \Omega \cdot \text{cm}^2$  [7]. For a 100× 100  $\mu$ m<sup>2</sup> Si/SiGe TEC, an increase in contact resistivity from  $10^{-9}$  to  $10^{-4} \Omega \cdot cm^2$  degrades performance by ~85%, whereas the same device scaled to a 3000  $\times$  3000  $\mu$ m<sup>2</sup> area would face only a  $\sim 5\%$  degradation [111]. Chowdhury et al. [74] numerically showed the performance degradation of a nanostructured Bi<sub>2</sub>Te<sub>3</sub>-based thin-film superlattice cooler due to both the contact resistances. When both the contact resistances were present, almost 40% reduction in  $\Delta T_{\text{max}}$  occurred. Their work suggested that the thermal contact resistance dominates over the electrical contact resistance in their TEC. In other studies, electrical contact resistance affects performance more severely [113], [114].

In an ideal TEC, cooling is independent of the crosssectional area [77]. But in practice, competition between the cooling offered by TEC and heat diffusion from the hotspot to the TEC results in an optimal TEC area [115]. With other factors remaining the same, the optimal current varies in proportion to the area [116]. An increase in contact resistances can be partly offset with an increase in area. The area-dependent cooling performance is prominent at larger current densities [117], [118]. When faced with increased parasitic Joule heating in TFTECs, the film thickness can be further optimized. As an example, the optimum film thickness of Si/SiGe superlattice TFTEC in a packaged IC is in the order of 10  $\mu$ m [117]. A similar magnitude has been reported for TFTEC monolithically integrated into an InP substrate. With ~10- $\mu$ m-thick InGaAs/AlGaAs superlattice TEC and contact resistivity in the order of 10<sup>-8</sup>  $\Omega \cdot \text{cm}^{-2}$ , a maximum cooling of 3 K was reported with a 40 × 40  $\mu$ m<sup>2</sup> device [86]. This is close to the material's theoretical limit of 4 K, obtained using  $\Delta T_{\text{max}} = 0.5 \text{ZT}_{\text{C}}^2$ .

# VIII. TEC RELIABILITY

TEC modules are, in general, highly reliable components since they are solid-state devices without any moving parts. TECs working with steady-state dc power on a more-or-less continuous basis, have much higher life expectancy compared to those subjected to transient pulses. For on-chip TECs in steady-state operation, mean time to failure (MTTF) is usually greater than 200000 h, which is considered to be an industry standard [119]. Usually, accelerated life test (ALT) is used to measure the reliability of a TE module under certain cyclic ON/OFF regimes. This method is based on the investigation of the module failure under extreme conditions like high temperatures, mechanical stress, and other effects. There are three ways to carry out the test: 1) accelerating the number of cycles; 2) accelerating the external stress; and 3) strengthening the failure criteria [120]. Depending on the test requirement, one or more ways are incorporated in typical reliability testing of a TEC. There are several parameters that affect the on-chip device reliability which is highly dependent on the device configurations and operating conditions.

#### A. Thermal Stress

Although thermal stresses are more prominent in TEGs, they can also significantly affect the reliability of Peltier coolers. This may eventually result in dislocations, cracks, or fatigues, and accelerate catastrophic failure of the module. The repeated thermal cycling can lead to fatigue at the solder junctions and consequently the electric resistance may increase [121]. This unavoidable thermal stress can be minimized with design optimization and carefully choosing the thermal interface material (TIM) and soldering materials.

Interfacial thermal stress due to temperature gradients is the most critical failure mechanism of thermoelectric devices [120]. Although TECs typically do not experience the very high gradients of TEGs, repeated exposure to the temperature gradient can cause excessive thermal stress near the junction [122]. This temperature gradient can be large when the thermal budget is in the order of several hundreds of W/cm<sup>2</sup> and the thickness of the leg is in the order of a few micrometers, such as in TFTECs. A numerical work showed that the peak thermal stress is in the order of 500 MPa (compressive) in a bulk TEC (leg length of 1.5 mm and a thickness of 0.5 mm) at a current of 2 A [123]. With optimization, the same can be reduced to  $\sim 50$  MPa. Optimization scheme generally involves optimizing TE parameters like leg length, thicknesses of the barrier layer, metal layer, and solder layer. Studies have suggested thinner and longer legs with compliant interface materials to minimize thermally induced shear stress [124]-[126]. Numerical studies on TFTECs further highlight the impact of dimensions on thermal stresses in miniaturized devices [119]-[122]. Maximum compressive thermal stress of  $\sim$ 30 MPa has been estimated in a four-layered TFTEC with  $T_{\rm C} = 290$  K and  $T_{\rm H} = 330$  K, comparable to the strength of the thin-film itself [127].

Pulsed thermal load containing high heat flux thermal energy can induce a large thermal stress in the interface of the materials by imposing a high thermal gradient [123]. Recently, Gong et al. [128] proposed a finite-element model to analyze transient thermal stress of a conventional TEC module made of 71 pairs of Bi<sub>2</sub>Te<sub>3</sub> leg and integrated in a SiC power chip under pulsed thermal loading with varying amplitudes. This study concluded that the pulsed thermal loading drastically increased the thermal stress of the device which led to an abrupt increase in temperature, eventually reducing its cooling performance. For a 30-W pulsed load, the chip temperature fluctuation range was  $\sim 170$  °C within a pulse, while the maximum thermal-stress fluctuation range was ~686 MPa at the chip TEC contact. Increasing the pulse amplitude and duration aggravated the amplitudes of fluctuations. Improved use of transients by controlling the pulsed thermal loading can mitigate the induced thermal stress [129]. An experiment varying a pulsed voltage demonstrated that both the maximum chip temperature and the thermal stress at the contact could be reduced simultaneously. In this case, the maximum stress appears at the cold side contact [128].

#### B. Mean Time to Failure

When a TEC module undergoes large thermal cycling, it exhibits a significantly lower MTTF than the industry standard minimum limit of 200 000 h [130]. A commercial single-stage ITI Ferrotec Peltier TEC module has MTTF >68 000 cycles when the thermal cycle varies from 30 °C to 100 °C which is greater than MTTF of 50 000 cycles assumed for reliability against thermal cycling [131]. Modules with higher rated operating temperatures offer better life even though the maximum temperature in the thermal cycle is well below the maximum rated temperature. For example, the commercial SuperTEC series module rated to 200 °C has an MTTF of 17 500 cycles, whereas the module rated to 150 °C has an MTTF of 8100 cycles when cycled between -55 °C and 125 °C [132]. When a TEC is powered between ON and OFF using a pulsewidth modulation controller, a significantly lower MTTF is observed compared to the industry standard minimum of 200 000 h. A test conducted with commercial ValueTEC series bulk TEC modules reported an MTTF of ~125000 h (3 × 10<sup>7</sup> ON/OFF cycles) with a cycle every 15 s [119].

#### IX. FUTURE PROSPECTS FOR TE COOLING

Fundamental materials research on thermoelectrics in the past two decades, motivated by prospects for waste heat energy conversion, has yielded several breakthroughs in understanding electron and phonon transport phenomena. In particular, increased control over the synthesis of nanostructures, novel measurement techniques, and quantitative improvements in theory have resulted in a dramatic number of reports of higher performance materials. There, however, remains a big gap in translating these laboratory findings to cooling technologies. In fact, device performance rather than cost continues to be the main concern. Since materials research has held emphasis, very little work has been carried out on perfecting electrical and thermal contacts, managing thermal cycling related stresses, and exploring nontraditional device geometries. Issues related to stability of materials, scalability of synthesis, repeatability of measurements, and details of integration remain to be explored.

On the materials side, there continues to be an emphasis on improving Z by reducing thermal conductivity, primarily because the approach has yielded success. Beyond the seminal ideas from the 1990s on altering DOS through nanostructuring, fresh fundamental ideas are needed for improving PFs. Enhancement of the PF is more consequential for cooling applications. In a recent work, we explored the concept of active cooling in managing thermal transients, where the cooling depends on the PF and not Z [57]. The 2-D electron gas (2-DEG) in heterostructures and in atomic layer materials also appears to be promising in this regard. Fundamental considerations show that the PF is intrinsically high in two versus three dimensions. For example, the theoretical PF in single layer MoS<sub>2</sub>, for example, peaks at  $\sim 2.8 \times 10^4 \ \mu \text{W/mK}^2$  [133]. Here, graphene may have an advantage due to its high thermal conductivity at room temperature. The PF of graphene can be improved significantly when deposited on a hexagonal boron nitride (hBN) substrate instead of SiO<sub>2</sub> due to the drastic reduction in substrate-induced random potential fluctuations. The reported Seebeck coefficient of  $\sim 182 \ \mu V/K$ (~twice that measured in graphene on SiO<sub>2</sub>) yields a PF  $\sim 3.6 \times 10^4 \,\mu$ W/mK<sup>2</sup> on a  $\sim 10$ -nm-thick hBN substrate [134]. Lower but more repeatable PFs may be achievable with 2-DEGs in III–V heterostructures [135], [136]. With continued

advances in fabrication of III–V materials for power electronics, more candidate thermoelectric materials will continue to be investigated.

Finally, beyond the conventional Peltier refrigeration, a rethinking on how thermoelectrics can be employed in chip thermal management is also necessary. Does the device need to be restricted to pi-leg bipolar thermocouples or are other configurations suitable? Can the junctions of active semiconductor devices be engineered beyond electrical (switching) performance to also provide internal thermoelectric cooling? Can thin-film integrated TECs be used in close proximity to semiconductor devices to manage peak thermal transients? Can TECs integrated within a multichip module provide cooling in areas or along directions otherwise difficult to access? These are some of the many directions ripe for future explorations.

# X. CONCLUSION

In summary, this article covers thermoelectric cooling, starting from a description of the basic physics and going on to discuss materials and practical demonstrations of chip cooling. In discussing materials, we emphasize the temperature range of 300-400 K of specific interest to electronics cooling. In discussing modes of operation, we point out that cooling should be differentiated from refrigeration and that transient operation requires more careful optimization of the operating current than at steady state. This article also covers the many thin film devices demonstrated to date and their relative performance. Concepts for internal thermoelectric cooling within a semiconductor device either at a bipolar or a tunneling junction are relatively unexplored but are given prominence in this article due to their unique approach. Finally, we discussed reliability issues in TECs. Prospects for future integration of thermoelectric devices in demanding electronic cooling applications such as in microprocessors and high-power devices depend largely on translational work necessary on device engineering and further materials research to demonstrate laboratory gains in the real world.

#### ACKNOWLEDGMENT

The authors would like to thank Intel Corporation, Chandler, AZ, USA, for their support.

#### REFERENCES

- [1] Thermoelectric Cooler Market 2021: Top Countries Data with Future Scope, Market Size, Definition, Opportunities With Strategic Growth and Top Key Players Analysis and Forecasts to 2026— MarketWatch. Accessed: Feb. 7, 2021. [Online]. Available: https://www.marketwatch.com/press-release/thermoelectric-coolermarket-2021-top-countries-data-with-future-scope-market-sizedefinition-opportunities-with-strategic-growth-and-top-key-playersanalysis-and-forecasts-to-2026-2020-12-29
- [2] Emergen Research, GlobeNewswire News Room. (Dec. 14, 2020). Thermoelectric Materials Market Size Worth USD 96.2 Million by 2027. Accessed: Feb. 7, 2021. [Online]. Available: http://www.globenewswire.com/news-release/2020/12/14/2144931/0/ en/Thermoelectric-Materials-Market-Size-Worth-USD-96-2-Millionby-2027-Emergen-Research.html
- [3] S. B. Riffat and X. Ma, "Thermoelectrics: A review of present and potential applications," *Appl. Therm. Eng.*, vol. 23, no. 8, pp. 913–935, Jun. 2003, doi: 10.1016/S1359-4311(03)00012-7.
- [4] M. Zebarjadi, K. Esfarjani, M. S. Dresselhaus, Z. F. Ren, and G. Chen, "Perspectives on thermoelectrics: From fundamentals to device applications," *Energy Environ. Sci.*, vol. 5, no. 1, pp. 5147–5162, 2012, doi: 10.1039/C1EE02497C.

- [5] R. Venkatasubramanian, E. Siivola, T. Colpitts, and B. O'Quinn, "Thinfilm thermoelectric devices with high room-temperature figures of merit," *Nature*, vol. 413, no. 6856, pp. 597–602, Oct. 2001, doi: 10.1038/35098012.
- [6] B. Poudel *et al.*, "High-thermoelectric performance of nanostructured bismuth antimony telluride bulk alloys," *Science*, vol. 320, no. 5876, pp. 634–638, May 2008, doi: 10.1126/science.1156446.
- [7] G. Bulman *et al.*, "Superlattice-based thin-film thermoelectric modules with high cooling fluxes," *Nature Commun.*, vol. 7, no. 1, Jan. 2016, doi: 10.1038/ncomms10302.
- [8] B. Hinterleitner *et al.*, "Thermoelectric performance of a metastable thin-film Heusler alloy," *Nature*, vol. 576, no. 7785, pp. 85–90, Dec. 2019, doi: 10.1038/s41586-019-1751-9.
- [9] S. Krishnan, S. V. Garimella, G. M. Chrysler, and R. V. Mahajan, "Towards a thermal Moore's law," *IEEE Trans. Adv. Packag.*, vol. 30, no. 3, pp. 462–474, Aug. 2007, doi: 10.1109/TADVP.2007.898517.
- [10] S. M. S. Murshed, "Introductory chapter: Electronics cooling— An overview," in *Electronics Cooling*, S. M. S. Murshed, Ed. Rijeka, Croatia: InTech, Jun. 2016, pp. 1–11. [Online]. Available: https://www.intechopen.com/books/electronics-cooling/introductorychapter-electronics-cooling-an-overview, doi: 10.5772/63321.
- [11] J. R. Sootsman, D. Y. Chung, and M. G. Kanatzidis, "New and old concepts in thermoelectric materials," *Angew. Chem. Int. Ed.*, vol. 48, no. 46, pp. 8616–8639, Nov. 2009, doi: 10.1002/anie.200900598.
- [12] J.-F. Li, W.-S. Liu, L.-D. Zhao, and M. Zhou, "High-performance nanostructured thermoelectric materials," *NPG Asia Mater.*, vol. 2, no. 4, pp. 152–158, Oct. 2010, doi: 10.1038/asiamat.2010.138.
- [13] K. Nielsch, J. Bachmann, J. Kimling, and H. Böttner, "Thermoelectric nanostructures: From physical model systems towards nanograined composites," *Adv. Energy Mater.*, vol. 1, no. 5, pp. 713–731, 2011, doi: 10.1002/aenm.201100207.
- [14] J. He, M. G. Kanatzidis, and V. P. Dravid, "High performance bulk thermoelectrics via a panoscopic approach," *Mater. Today*, vol. 16, no. 5, pp. 166–176, May 2013, doi: 10.1016/j.mattod.2013.05.004.
- [15] M. Culebras, C. M. Gómez, and A. Cantarero, "Review on polymers for thermoelectric applications," *Materials*, vol. 7, no. 9, pp. 6701–6732, Sep. 2014, doi: 10.3390/ma7096701.
- [16] L.-D. Zhao, V. P. Dravid, and M. G. Kanatzidis, "The panoscopic approach to high performance thermoelectrics," *Energy Environ. Sci.*, vol. 7, no. 1, pp. 251–268, 2014, doi: 10.1039/C3EE43099E.
- [17] X. Shi, L. Chen, and C. Uher, "Recent advances in high-performance bulk thermoelectric materials," *Int. Mater. Rev.*, vol. 61, no. 6, pp. 379–415, Aug. 2016, doi: 10.1080/09506608.2016.1183075.
- [18] W. He, G. Zhang, X. Zhang, J. Ji, G. Li, and X. Zhao, "Recent development and application of thermoelectric generator and cooler," *Appl. Energy*, vol. 143, pp. 1–25, Apr. 2015, doi: 10.1016/j.apenergy.2014.12.075.
- [19] D. Zhao and G. Tan, "A review of thermoelectric cooling: Materials, modeling and applications," *Appl. Thermal Eng.*, vol. 66, nos. 1–2, pp. 15–24, May 2014, doi: 10.1016/j.applthermaleng.2014.01.074.
- [20] H. J. Goldsmid, "Transport processes in metals and semiconductors," in *Thermoelectric Refrigeration*, H. J. Goldsmid, Ed. Boston, MA, USA: Springer, 1964, pp. 12–41, doi: 10.1007/978-1-4899-5723-8\_2.
- [21] M. Cutler and N. F. Mott, "Observation of anderson localization in an electron gas," *Phys. Rev.*, vol. 181, no. 3, pp. 1336–1340, May 1969, doi: 10.1103/PhysRev.181.1336.
- [22] G. Y. Gurevich and J. E. Velazquez-Perez, "Peltier effect in semiconductors," in *Encyclopedia of Electrical and Electronics Engineering*. Hoboken, NJ, USA: Wiley, 2014, pp. 1–21, doi: 10.1002/047134608X.W8206.
- [23] P. G. Klemens, "Theory of the thermal conductivity of amorphous solids," in *Thermal Conductivity*, vol. 18, T. Ashworth and D. R. Smith, Eds. Boston, MA, USA: Springer, 1985, pp. 307–314, doi: 10.1007/978-1-4684-4916-7\_31.
- [24] J. M. Ziman, Electrons and Phonons: The Theory of Transport Phenomena in Solids. London, U.K.: Oxford Univ. Press, 2001, doi: 10.1093/acprof:oso/9780198507796.001.0001.
- [25] M. A. Stroscio and M. Dutta, *Phonons in Nanostructures*, 1st ed. Cambridge, U.K.: Cambridge Univ. Press, 2001, doi: 10.1017/CBO9780511534898.
- [26] I. T. Witting et al., "The thermoelectric properties of bismuth telluride," Adv. Electron. Mater., vol. 5, no. 6, Jun. 2019, Art. no. 1800904, doi: 10.1002/aelm.201800904.
- [27] S. J. Watzman *et al.*, "Magnon-drag thermopower and nernst coefficient in Fe, Co, and Ni," *Phys. Rev. B, Condens. Matter*, vol. 94, no. 14, Oct. 2016, Art. no. 144407, doi: 10.1103/PhysRevB.94.144407.

- [28] M. J. Adams, M. Verosky, M. Zebarjadi, and J. P. Heremans, "Active peltier coolers based on correlated and magnon-drag metals," *Phys. Rev. A, Gen. Phys. Appl.*, vol. 11, no. 5, May 2019, Art. no. 054008, doi: 10.1103/PhysRevApplied.11.054008.
- [29] A. D. LaLonde, Y. Pei, H. Wang, and G. J. Snyder, "Lead telluride alloy thermoelectrics," *Mater. Today*, vol. 14, no. 11, pp. 526–532, Nov. 2011, doi: 10.1016/S1369-7021(11)70278-4.
- [30] J. R. Sootsman *et al.*, "Large enhancements in the thermoelectric power factor of bulk PbTe at high temperature by synergistic nanostructuring," *Angew. Chem. Int. Eng.*, vol. 47, no. 45, pp. 8618–8622, 2008, doi: 10.1002/anie.200803934.
- [31] J. P. Heremans *et al.*, "Enhancement of thermoelectric efficiency in PbTe by distortion of the electronic density of states," *Science*, vol. 321, no. 5888, pp. 554–557, Jul. 2008, doi: 10.1126/science.1159725.
- [32] Y. Pei, H. Wang, and G. J. Snyder, "Band engineering of thermoelectric materials," *Adv. Mater.*, vol. 24, no. 46, pp. 6125–6135, Dec. 2012, doi: 10.1002/adma.201202919.
- [33] L. Yang, Z. Chen, M. S. Dargusch, and J. Zou, "High performance thermoelectric materials: Progress and their applications," *Adv. Energy Mater.*, vol. 8, no. 6, Feb. 2018, Art. no. 1701797, doi: 10.1002/aenm.201701797.
- [34] A. Stranz, J. Kähler, A. Waag, and E. Peiner, "Thermoelectric properties of high-doped silicon from room temperature to 900 k," *J. Electron. Mater.*, vol. 42, no. 7, pp. 2381–2387, Jul. 2013, doi: 10.1007/s11664-013-2508-0.
- [35] S. K. Bux et al., "Nanostructured bulk silicon as an effective thermoelectric material," Adv. Funct. Mater., vol. 19, no. 15, pp. 2445–2452, Aug. 2009, doi: 10.1002/adfm.200900250.
- [36] B. Russ, A. Glaudell, J. J. Urban, M. L. Chabinyc, and R. A. Segalman, "Organic thermoelectric materials for energy harvesting and temperature control," *Nature Rev. Mater.*, vol. 1, no. 10, p. 16050, Oct. 2016, doi: 10.1038/natrevmats.2016.50.
- [37] L. Wang *et al.*, "Polymer composites-based thermoelectric materials and devices," *Compos. B, Eng.*, vol. 122, pp. 145–155, Aug. 2017, doi: 10.1016/j.compositesb.2017.04.019.
- [38] C.-J. Yao, H.-L. Zhang, and Q. Zhang, "Recent progress in thermoelectric materials based on conjugated polymers," *Polymers*, vol. 11, no. 1, p. 107, Jan. 2019, doi: 10.3390/polym11010107.
- [39] O. Bubnova et al., "Optimization of the thermoelectric figure of merit in the conducting polymer poly(3,4-ethylenedioxythiophene)," *Nature Mater.*, vol. 10, no. 6, pp. 429–433, Jun. 2011, doi: 10.1038/nmat3012.
- [40] J. A. Rogers, T. Someya, and Y. Huang, "Materials and mechanics for stretchable electronics," *Science*, vol. 327, no. 5973, pp. 1603–1607, Mar. 2010, doi: 10.1126/science.1182383.
- [41] G. Schwartz *et al.*, "Flexible polymer transistors with high pressure sensitivity for application in electronic skin and health monitoring," *Nature Commun.*, vol. 4, no. 1, p. 1, May 2013, doi: 10.1038/ncomms2832.
- [42] Y. Du, S. Z. Shen, K. Cai, and P. S. Casey, "Research progress on polymer–inorganic thermoelectric nanocomposite materials," *Prog. Polym. Sci.*, vol. 37, no. 6, pp. 820–841, Jun. 2012, doi: 10.1016/j.progpolymsci.2011.11.003.
- [43] Y. Zhang, Q. Zhang, and G. Chen, "Carbon and carbon composites for thermoelectric applications," *Carbon Energy*, vol. 2, no. 3, pp. 408–436, Sep. 2020, doi: 10.1002/cey2.68.
- [44] D. Chung, "CsBi<sub>4</sub>Te<sub>6</sub>: A high-performance thermoelectric material for low-temperature applications," *Science*, vol. 287, no. 5455, pp. 1024–1027, Feb. 2000, doi: 10.1126/science.287.5455.1024.
- [45] J. Callaway and H. C. von Baeyer, "Effect of point imperfections on lattice thermal conductivity," *Phys. Rev.*, vol. 120, no. 4, pp. 1149–1154, Nov. 1960, doi: 10.1103/PhysRev.120.1149.
- [46] J. E. Parrott, "The thermal conductivity of sintered semiconductor alloys," J. Phys. C, Solid State Phys., vol. 2, no. 1, pp. 147–151, Jan. 1969, doi: 10.1088/0022-3719/2/1/320.
- [47] S. V. Faleev and F. Léonard, "Theory of enhancement of thermoelectric properties of materials with nanoinclusions," *Phys. Rev. B, Condens. Matter*, vol. 77, no. 21, Jun. 2008, Art. no. 214304, doi: 10.1103/PhysRevB.77.214304.
- [48] P. Puneet *et al.*, "Preferential scattering by interfacial charged defects for enhanced thermoelectric performance in few-layered *n*type Bi<sub>2</sub>Te<sub>3</sub>," *Sci. Rep.*, vol. 3, no. 1, p. 3213, Nov. 2013, doi: 10.1038/srep03212.
- [49] G. Tan, L.-D. Zhao, and M. G. Kanatzidis, "Rationally designing high-performance bulk thermoelectric materials," *Chem. Rev.*, vol. 116, no. 19, pp. 12123–12149, Oct. 2016, doi: 10.1021/acs.chemrev.6b00255.

- [50] M. Zebarjadi, "Electronic cooling using thermoelectric devices," Appl. Phys. Lett., vol. 106, no. 20, May 2015, Art. no. 203506, doi: 10.1063/1.4921457.
- [51] R. Yang, G. Chen, A. Ravi Kumar, G. J. Snyder, and J.-P. Fleurial, "Transient cooling of thermoelectric coolers and its applications for microdevices," *Energy Convers. Manage.*, vol. 46, nos. 9–10, pp. 1407–1421, Jun. 2005, doi: 10.1016/j.enconman.2004.07.004.
- [52] G. J. Snyder, J.-P. Fleurial, T. Caillat, R. Yang, and G. Chen, "Supercooling of peltier cooler using a current pulse," *J. Appl. Phys.*, vol. 92, no. 3, pp. 1564–1569, Aug. 2002, doi: 10.1063/1.1489713.
- [53] M. P. Gupta, M.-H. Sayer, S. Mukhopadhyay, and S. Kumar, "Ultrathin thermoelectric devices for on-chip peltier cooling," *IEEE Trans. Compon., Packag., Manuf. Technol.*, vol. 1, no. 9, pp. 1395–1405, Sep. 2011, doi: 10.1109/TCPMT.2011.2159304.
- [54] T. Thonhauser, G. D. Mahan, L. Zikatanov, and J. Roe, "Improved supercooling in transient thermoelectrics," *Appl. Phys. Lett.*, vol. 85, no. 15, pp. 3247–3249, Oct. 2004, doi: 10.1063/1.1806276.
- [55] J. N. Mao, H. X. Chen, H. Jia, and X. L. Qian, "The transient behavior of peltier junctions pulsed with supercooling," *J. Appl. Phys.*, vol. 112, no. 1, Jul. 2012, Art. no. 014514, doi: 10.1063/1.4735469.
- [56] H. Lv, X.-D. Wang, T.-H. Wang, and J.-H. Meng, "Optimal pulse current shape for transient supercooling of thermoelectric cooler," *Energy*, vol. 83, pp. 788–796, Apr. 2015, doi: 10.1016/j.energy.2015.02.092.
- [57] L. A. Nimmagadda and S. Sinha, "Thermoelectric property requirements for on-chip cooling of device transients," *IEEE Trans. Electron Devices*, vol. 67, no. 9, pp. 3716–3721, Sep. 2020, doi: 10.1109/TED.2020.3009085.
- [58] A. Kraus, A. Bar-Cohen, and A. A. Wative, "Cooling electronic equipment," in *Mechanical Engineers' Handbook*. Hoboken, NJ, USA: Wiley, 2005, pp. 371–420, doi: 10.1002/0471777471.ch11.
- [59] W. F. Clark, B. El-Kareh, R. G. Pires, S. L. Titcomb, and R. L. Anderson, "Low temperature CMOS—A brief review," *IEEE Trans. Compon., Hybrids, Manuf. Technol.*, vol. 15, no. 3, pp. 397–404, Jun. 1992, doi: 10.1109/33.148509.
- [60] J. W. Vandersande and J. Fleurial, "Thermal management of power electronics using thermoelectric coolers," in *Proc. 15th Int. Conf. Thermoelectr. (ICT)*, Mar. 1996, pp. 252–255, doi: 10.1109/ICT.1996.553311.
- [61] J. G. Stockholm, "Current state of Peltier cooling," in *Proc.* 16th Int. Conf. Thermoelectr. (ICT), Aug. 1997, pp. 37–46, doi: 10.1109/ICT.1997.666972.
- [62] R. E. Simons, M. J. Ellsworth, and R. C. Chu, "An assessment of module cooling enhancement with thermoelectric coolers," *J. Heat Transf.*, vol. 127, no. 1, pp. 76–84, Feb. 2005, doi: 10.1115/1.1852496.
- [63] S. V. Garimella *et al.*, "Thermal challenges in next-generation electronic systems," *IEEE Trans. Compon., Packag., Technol.*, vol. 31, no. 4, pp. 801–815, Dec. 2008, doi: 10.1109/TCAPT.2008.2001197.
- [64] K. Fukutani and A. Shakouri, "Design of bulk thermoelectric modules for integrated circuit thermal management," *IEEE Trans. Compon.*, *Packag., Technol.*, vol. 29, no. 4, pp. 750–757, Dec. 2006, doi: 10.1109/TCAPT.2006.885938.
- [65] A. Bar-Cohen and P. Wang, "Thermal management of on-chip hot spot," J. Heat Transf., vol. 134, no. 5, Apr. 2012, 051017, doi: 10.1115/1.4005708.
- [66] A. Bar-Cohen and P. Wang, "On-chip hot spot remediation with miniaturized thermoelectric coolers," *Microgr. Sci. Technol.*, vol. 21, no. S1, pp. 351–359, Aug. 2009, doi: 10.1007/s12217-009-9162-4.
- [67] B. Yang, P. Wang, and A. Bar-Cohen, "Mini-contact enhanced thermoelectric cooling of hot spots in high power devices," *IEEE Trans. Compon., Packag., Technol.*, vol. 30, no. 3, pp. 432–438, Sep. 2007, doi: 10.1109/TCAPT.2007.898744.
- [68] V. Semenyuk, "Miniature thermoelectric modules with increased cooling power," in *Proc. 25th Int. Conf. Thermoelectrics*, Aug. 2006, pp. 322–326, doi: 10.1109/ICT.2006.331216.
- [69] V. Semenyuk, "Cascade thermoelectric micro modules for spot cooling high power electronic components," in *Proc. 21st Int. Conf. Thermoelectr. (ICT)*, Aug. 2002, pp. 531–534, doi: 10.1109/ICT.2002.1190372.
- [70] H. Zou, D. M. Rowe, and S. G. K. Williams, "Peltier effect in a coevaporated Sb<sub>2</sub>Te<sub>3</sub>(P)-Bi<sub>2</sub>Te<sub>3</sub>(N) thin film thermocouple," *Thin Solid Films*, vol. 408, no. 1, pp. 270–274, Apr. 2002, doi: 10.1016/S0040-6090(02)00077-9.
- [71] G. J. Snyder, J. R. Lim, C.-K. Huang, and J.-P. Fleurial, "Thermoelectric microdevice fabricated by a MEMS-like electrochemical process," *Nature Mater.*, vol. 2, no. 8, pp. 528–531, Aug. 2003, doi: 10.1038/nmat943.

- [72] L. W. da Silva, M. Kaviany, and C. Uher, "Thermoelectric performance of films in the bismuth-tellurium and antimony-tellurium systems," *J. Appl. Phys.*, vol. 97, no. 11, Jun. 2005, Art. no. 114903, doi: 10.1063/1.1914948.
- [73] H. Bottner, "Micropelt miniaturized thermoelectric devices: Small size, high cooling power densities, short response time," in *Proc.* 24th Int. Conf. Thermoelectr. (ICT), Jun. 2005, pp. 1–8, doi: 10.1109/ICT.2005.1519873.
- [74] I. Chowdhury *et al.*, "On-chip cooling by superlattice-based thin-film thermoelectrics," *Nature Nanotechnol.*, vol. 4, no. 4, pp. 235–238, Apr. 2009, doi: 10.1038/nnano.2008.417.
- [75] A. Shakouri, "Nanoscale thermal transport and microrefrigerators on a chip," *Proc. IEEE*, vol. 94, no. 8, pp. 1613–1638, Aug. 2006, doi: 10.1109/JPROC.2006.879787.
- [76] Y. Zhang, G. Zeng, C. Hoffman, A. Shakouri, P. Wang, and A. Bar-Cohen, "Experimental characterization of bonded microcoolers for hot spot removal," in *Proc. Adv. Electron. Packag. A, B, C*, Jan. 2005, pp. 2189–2197, doi: 10.1115/IPACK2005-73466.
- [77] P. Wang, A. Bar-Cohen, B. Yang, G. L. Solbrekken, and A. Shakouri, "Analytical modeling of silicon thermoelectric microcooler," *J. Appl. Phys.*, vol. 100, no. 1, Jul. 2006, Art. no. 014501, doi: 10.1063/1.2211328.
- [78] P. Dong, "Silicon photonic integrated circuits for wavelengthdivision multiplexing applications," *IEEE J. Sel. Topics Quantum Electron.*, vol. 22, no. 6, pp. 370–378, Nov. 2016, doi: 10.1109/JSTQE.2016.2575358.
- [79] X. Fan et al., "SiGeC/Si superlattice microcoolers," Appl. Phys. Lett., vol. 78, no. 11, pp. 1580–1582, Mar. 2001, doi: 10.1063/1.1356455.
- [80] C. J. LaBounty, A. Shakouri, P. Abraham, and J. E. Bowers, "Integrated cooling for optoelectronic devices," in *Proc. Optoelectron. Integr. Circuits IV*, San Jose, CA, USA, Apr. 2000, pp. 69–75, doi: 10.1117/12.382148.
- [81] C. J. LaBounty, A. Shakouri, G. Robinson, L. Esparza, P. Abraham, and J. E. Bowers, "Experimental investigation of thin film InGaAsP coolers," *MRS Proc.*, vol. 626, no. 1, p. Z14.4, 2000, doi: 10.1557/PROC-626-Z14.4.
- [82] G. Zeng et al., "High cooling power density of SiGe/Si superlattice microcoolers," MRS Proc., vol. 691, no. 1, p. G6.6, 2001, doi: 10.1557/PROC-691-G6.6.
- [83] D. M. Rowe, CRC Handbook of Thermoelectrics. Boca Raton, FL, USA: CRC Press, 2018, doi: 10.1201/9781420049718.
- [84] A. Shakouri, C. LaBounty, J. Piprek, P. Abraham, and J. E. Bowers, "Thermionic emission cooling in single barrier heterostructures," *Appl. Phys. Lett.*, vol. 74, no. 1, pp. 88–89, Jan. 1999, doi: 10.1063/ 1.122960.
- [85] A. Shakouri and J. E. Bowers, "Heterostructure integrated thermionic coolers," *Appl. Phys. Lett.*, vol. 71, no. 9, pp. 1234–1236, Sep. 1997, doi: 10.1063/1.119861.
- [86] Y. Zhang, G. Zeng, J. Piprek, A. Bar-Cohen, and A. Shakouri, "Superlattice microrefrigerators fusion bonded with optoelectronic devices," *IEEE Trans. Compon., Packag., Technol.*, vol. 28, no. 4, pp. 658–666, Dec. 2005, doi: 10.1109/TCAPT.2005.859747.
- [87] J. Zhang, N. G. Anderson, and K. M. Lau, "AlGaAs superlattice microcoolers," *Appl. Phys. Lett.*, vol. 83, no. 2, pp. 374–376, Jul. 2003, doi: 10.1063/1.1591242.
- [88] Y. G. Gurevich, O. Y. Titov, G. N. Logvinov, and O. I. Lyubimov, "Nature of the thermopower in bipolar semiconductors," *Phys. Rev. B, Condens. Matter*, vol. 51, no. 11, pp. 6999–7004, Mar. 1995, doi: 10.1103/PhysRevB.51.6999.
- [89] Y. G. Gurevich and G. N. Logvinov, "Physics of thermoelectric cooling," *Semicond. Sci. Technol.*, vol. 20, no. 12, pp. R57–R64, Nov. 2005, doi: 10.1088/0268-1242/20/12/R01.
- [90] I. Lashkevych, C. Cortes, and Y. G. Gurevich, "Physics of thermoelectric cooling: Alternative approach," J. Appl. Phys., vol. 105, no. 5, Mar. 2009, Art. no. 053706, doi: 10.1063/1.3086629.
- [91] Y. G. Gurevich and J. E. Velázquez-Pérez, "The role of non-equilibrium charge carriers in thermoelectric cooling," *J. Appl. Phys.*, vol. 114, no. 3, Jul. 2013, Art. no. 033704, doi: 10.1063/1.4813514.
- [92] K. P. Pipe, R. J. Ram, and A. Shakouri, "Bias-dependent peltier coefficient and internal cooling in bipolar devices," *Phys. Rev. B, Condens. Matter*, vol. 66, no. 12, Sep. 2002, Art. no. 125316, doi: 10.1103/PhysRevB.66.125316.
- [93] K. P. Pipe, R. J. Ram, and A. Shakouri, "Minority-carrier thermoelectric devices," in *Proc. 21st Int. Conf. Thermoelectr. (ICT)*, Aug. 2002, pp. 299–301, doi: 10.1109/ICT.2002.1190324.

- [94] K. P. Pipe, "Bipolar thermoelectric devices," Ph.D. dissertation, Dept. Elect. Comput. Eng., MIT, Cambridge, MA, USA, 2004. [Online]. Available: https://dspace.mit.edu/handle/1721.1/5547
- [95] H.-K. Lyeo, "Profiling the thermoelectric power of semiconductor junctions with nanometer resolution," *Science*, vol. 303, no. 5659, pp. 816–818, Feb. 2004, doi: 10.1126/science.1091600.
  [96] K. P. Pipe and R. J. Ram, "Comprehensive heat exchange model for a
- [96] K. P. Pipe and R. J. Ram, "Comprehensive heat exchange model for a semiconductor laser diode," *IEEE Photon. Technol. Lett.*, vol. 15, no. 4, pp. 504–506, Apr. 2003, doi: 10.1109/LPT.2003.809308.
- pp. 504–506, Apr. 2003, doi: 10.1109/LPT.2003.809308.
  [97] C. R. Leavens and G. C. Aers, "Vacuum tunnelling thermopower: Normal metal electrodes," *Solid State Commun.*, vol. 61, no. 5, pp. 289–295, Feb. 1987, doi: 10.1016/0038-1098(87)90299-7.
- [98] J. Marschall and A. Majumdar, "Charge and energy transport by tunneling thermoelectric effect," *J. Appl. Phys.*, vol. 74, no. 6, pp. 4000–4005, Sep. 1993, doi: 10.1063/1.354443.
- [99] P. Reddy, S.-Y. Jang, R. A. Segalman, and A. Majumdar, "Thermoelectricity in molecular junctions," *Science*, vol. 315, no. 5818, pp. 1568–1571, Mar. 2007, doi: 10.1126/science.1137149.
- [100] V. N. Ermakov, S. P. Kruchinin, A. Fujiwara, and S. J. O'Shea, "Thermoelectricity in double-barrier resonant tunneling structures," in *Physical Properties of Nanosystems* (NATO Science for Peace and Security Series B: Physics and Biophysics), J. Bonca and S. Kruchinin, Eds. Dordrecht, The Netherlands: Springer, 2011, doi: 10.1007/978-94-007-0044-4\_25.
- [101] L. Rincón-García, C. Evangeli, G. Rubio-Bollinger, and N. Agraït, "Thermopower measurements in molecular junctions," *Chem. Soc. Rev.*, vol. 45, no. 15, pp. 4285–4306, 2016, doi: 10.1039/C6CS00141F.
- [102] L. Cui, R. Miao, C. Jiang, E. Meyhofer, and P. Reddy, "Perspective: Thermal and thermoelectric transport in molecular junctions," *J. Chem. Phys.*, vol. 146, no. 9, Mar. 2017, Art. no. 092201, doi: 10.1063/1.4976982.
- [103] M. A. Popp, A. Erpenbeck, and H. B. Weber, "Thermoelectricity of near-resonant tunnel junctions and their relation to carnot efficiency," *Sci. Rep.*, vol. 11, no. 1, p. 2031, Jan. 2021, doi: 10.1038/s41598-021-81466-3.
- [104] F. Mazzamuto *et al.*, "Enhanced thermoelectric properties in graphene nanoribbons by resonant tunneling of electrons," *Phys. Rev. B, Condens. Matter*, vol. 83, no. 23, Jun. 2011, Art. no. 235426, doi: 10.1103/PhysRevB.83.235426.
- [105] B. Sothmann, R. Sánchez, A. N. Jordan, and M. Büttiker, "Powerful energy harvester based on resonant-tunneling quantum wells," *New J. Phys.*, vol. 15, no. 9, Sep. 2013, Art. no. 095021, doi: 10.1088/1367-2630/15/9/095021.
- [106] A. Kommini and Z. Aksamija, "Improving the thermoelectric power factor in 2D single-layer MoS<sub>2</sub> using periodic potentials," in *Proc. IEEE 18th Int. Conf. Nanotechnol. (IEEE-NANO)*, Jul. 2018, pp. 1–5, doi: 10.1109/NANO.2018.8626285.
- [107] L. L. Shiau *et al.*, "Graphene–Metal nanoparticles for enhancing thermoelectric power factor," *IEEE Trans. Nanotechnol.*, vol. 18, pp. 1114–1118, 2019. doi: 10.1109/TNANO.2019.2948077
- pp. 1114–1118, 2019, doi: 10.1109/TNANO.2019.2948077.
  [108] N. Liu, X.-G. Luo, and M.-L. Zhang, "Solid-state resonant tunneling thermoelectric refrigeration in the cylindrical double-barrier nanostructure," *Chin. Phys. B*, vol. 23, no. 8, Jul. 2014, Art. no. 080502, doi: 10.1088/1674-1056/23/8/080502.
- [109] Z. Lin, Y. Y. Yang, W. Li, J. Wang, and J. He, "Three-terminal refrigerator based on resonant-tunneling quantum wells," *Phys. Rev. E, Stat. Phys. Plasmas Fluids Relat. Interdiscip. Top.*, vol. 101, no. 2, Feb. 2020, Art. no. 022117, doi: 10.1103/PhysRevE.101.022117.
- [110] C. Y. Chang, Y. K. Fang, and S. M. Sze, "Specific contact resistance of metal-semiconductor barriers," *Solid-State Electron.*, vol. 14, no. 7, pp. 541–550, Jul. 1971, doi: 10.1016/0038-1101(71)90129-8.
- pp. 541–550, Jul. 1971, doi: 10.1016/0038-1101(71)90129-8.
  [111] P. Wang and A. Bar-Cohen, "On-chip hot spot cooling using silicon thermoelectric microcoolers," *J. Appl. Phys.*, vol. 102, no. 3, Aug. 2007, Art. no. 034503, doi: 10.1063/1.2761839.
- [112] A. Fabian-Mijangos and J. Alvarez-Quintana, "Thermoelectric devices: Influence of the legs geometry and parasitic contact resistances on ZT," in *Bringing Thermoelectricity Into Reality*, P. Aranguren, Ed. Rijeka, Croatia: InTech, Jul. 2018, pp. 101–122. [Online]. Available: https://www.intechopen.com/books/bringing-thermoelectricity-intoreality/thermoelectric-devices-influence-of-the-legs-geometry-andparasitic-contact-resistances-on-zt, doi: 10.5772/intechopen.75790.
- [113] Y. Su, J. Lu, and B. Huang, "Free-standing planar thin-film thermoelectric microrefrigerators and the effects of thermal and electrical contact resistances," *Int. J. Heat Mass Transf.*, vol. 117, pp. 436–446, Feb. 2018, doi: 10.1016/j.ijheatmasstransfer.2017.10.023.
- [114] G. Xu, Y. Duan, X. Chen, T. Ming, and X. Huang, "Effects of thermal and electrical contact resistances on the performance of a multi-couple thermoelectric cooler with non-ideal heat dissipation," *Appl. Thermal Eng.*, vol. 169, Mar. 2020, Art. no. 114933, doi: 10.1016/j.applthermaleng.2020.114933.

- [115] Y. Ezzahri, R. Singh, J. Christofferson, Z. Bian, and A. Shakouri, "Optimization of Si/SiGe microrefrigerators for hybrid solidstate/liquid cooling," in *Proc. ASME InterPACK Conf.*, vol. 2, Vancouver, BC, Canada, Jan. 2007, pp. 265–275, doi: 10.1115/IPACK2007-33878.
- [116] H. J. Goldsmid, "Basic principles," in *Thermoelectric Refrigeration*, H. J. Goldsmid, Ed. Boston, MA, USA: Springer, 1964, pp. 1–11, doi: 10.1007/978-1-4899-5723-8\_1.
- [117] X. Fan, "Silicon microcoolers," Ph.D. dissertation, Dept. Elect. Comput. Eng., Univ. California, Santa Barbara, CA, USA, 2002.
  [118] C. J. Labounty, "Heterostructure-integrated thermionic cooling of opto-
- [118] C. J. Labounty, "Heterostructure-integrated thermionic cooling of optoelectronic devices," Ph.D. dissertation, Dept. Elect. Comput. Eng., Univ. California, Santa Barbara, CA, USA, 2001.
- [119] Thermoelectric Module Reliability—Thermoelectric. Accessed: Jul. 14, 2020. [Online]. Available: https://thermal.ferrotec.com/ technology/thermoelectric-reference-guide/thermalref10/
- [120] H.-S. Choi, W.-S. Seo, and D.-K. Čhoi, "Prediction of reliability on thermoelectric module through accelerated life test and physics-offailure," *Electron. Mater. Lett.*, vol. 7, no. 3, p. 271, Oct. 2011, doi: 10.1007/s13391-011-0917-x.
- [121] J.-L. Gao, Q.-G. Du, X.-D. Zhang, and X.-Q. Jiang, "Thermal stress analysis and structure parameter selection for a Bi2Te3-based thermoelectric module," *J. Electron. Mater.*, vol. 40, no. 5, pp. 884–888, May 2011, doi: 10.1007/s11664-011-1611-3.
- [122] T. Gong *et al.*, "Numerical simulation on a compact thermoelectric cooler for the optimized design," *Appl. Thermal Eng.*, vol. 146, pp. 815–825, Jan. 2019, doi: 10.1016/j.applthermaleng.2018.10.047.
  [123] T. Gong, Y. Wu, L. Gao, L. Zhang, J. Li, and T. Ming,
- [123] T. Gong, Y. Wu, L. Gao, L. Zhang, J. Li, and T. Ming, "Thermo-mechanical analysis on a compact thermoelectric cooler," *Energy*, vol. 172, pp. 1211–1224, Apr. 2019, doi: 10.1016/j.energy.2019.02.014.
- [124] A. Ziabari, E. Suhir, and A. Shakouri, "Minimizing thermally induced interfacial shearing stress in a thermoelectric module with low fractional area coverage," *Microelectron. J.*, vol. 45, no. 5, pp. 547–553, May 2014, doi: 10.1016/j.mejo.2013.12.004.
- [125] E. Suhir and A. Shakouri, "Assembly bonded at the ends: Could thinner and longer legs result in a lower thermal stress in a thermoelectric module design?" *J. Appl. Mech.*, vol. 79, no. 6, Nov. 2012, Art. no. 061010, doi: 10.1115/1.4006597.
- [126] U. Erturun, K. Erermis, and K. Mossi, "Effect of various leg geometries on thermo-mechanical and power generation performance of thermoelectric devices," *Appl. Thermal Eng.*, vol. 73, no. 1, pp. 128–141, Dec. 2014, doi: 10.1016/j.applthermaleng.2014.07.027.
- [127] Z.-H. Jin, "Thermal stresses in a multilayered thin film thermoelectric structure," *Microelectron. Rel.*, vol. 54, nos. 6–7, pp. 1363–1368, Jun. 2014, doi: 10.1016/j.microrel.2014.02.028.
- [128] T. Gong *et al.*, "Transient thermal stress analysis of a thermoelectric cooler under pulsed thermal loading," *Appl. Thermal Eng.*, vol. 162, Nov. 2019, Art. no. 114240, doi: 10.1016/j.applthermaleng.2019.114240.
  [129] J. L. Pérez-Aparicio, R. Palma, and P. Moreno-Navarro, "Elasto-
- [129] J. L. Pérez-Aparicio, R. Palma, and P. Moreno-Navarro, "Elasto-thermoelectric non-linear, fully coupled, and dynamic finite element analysis of pulsed thermoelectrics," *Appl. Thermal Eng.*, vol. 107, pp. 398–409, Aug. 2016, doi: 10.1016/j.applthermaleng.2016.05.114.
  [130] W. Park, M. T. Barako, A. M. Marconnet, M. Asheghi, and
- [130] W. Park, M. T. Barako, A. M. Marconnet, M. Asheghi, and K. E. Goodson, "Effect of thermal cycling on commercial thermoelectric modules," in *Proc. 13th InterSociety Conf. Thermal Thermomech. Phenomena Electron. Syst.*, San Diego, CA, USA, May 2012, pp. 107–112, doi: 10.1109/ITHERM.2012.6231420.
  [131] Ferrotec Thermal-Cycling Peltier Thermoelectric Cooler Modules.
- [131] Ferrotec Thermal-Cycling Peltier Thermoelectric Cooler Modules. Accessed: Jul. 14, 2020. [Online]. Available: https://thermal.ferrotec. com/products/peltier-thermoelectric-cooler-modules/longlife/
- [132] Solid State Cooling Systems: Thermoelectric Module Reliability. Accessed: Jul. 14, 2020. [Online]. Available: https://www. sscooling.com/thermoelectric-reliability
- [133] H. Babaei, J. M. Khodadadi, and S. Sinha, "Large theoretical thermoelectric power factor of suspended single-layer MoS2," *Appl. Phys. Lett.*, vol. 105, no. 19, Nov. 2014, Art. no. 193901, doi: 10.1063/1.4901342.
- [134] J. Duan *et al.*, "High thermoelectricpower factor in graphene/hBN devices," *Proc. Nat. Acad. Sci. USA*, vol. 113, no. 50, pp. 14272–14276, Dec. 2016, doi: 10.1073/pnas.1615913113.
- [135] A. Sztein, J. E. Bowers, S. P. DenBaars, and S. Nakamura, "Polarization field engineering of GaN/AlN/AlGaN superlattices for enhanced thermoelectric properties," *Appl. Phys. Lett.*, vol. 104, no. 4, Jan. 2014, Art. no. 042106, doi: 10.1063/1.4863420.
- [136] H. Ohta, S. W. Kim, S. Kaneki, A. Yamamoto, and T. Hashizume, "High thermoelectric power factor of high-mobility 2D electron gas," *Adv. Sci.*, vol. 5, no. 1, Jan. 2018, Art. no. 1700696, doi: 10.1002/advs.201700696.

- [137] B. Yu *et al.*, "Enhancement of thermoelectric properties by modulationdoping in silicon germanium alloy nanocomposites," *Nano Lett.*, vol. 12, no. 4, pp. 2077–2082, Apr. 2012, doi: 10.1021/nl3003045.
- [138] H. Li, X. Tang, X. Su, Q. Zhang, and C. Uher, "Nanostructured bulk  $Yb_xCo_4Sb_{12}$  with high thermoelectric performance prepared by the rapid solidification method," *J. Phys. D, Appl. Phys.*, vol. 42, no. 14, Jul. 2009, Art. no. 145409, doi: 10.1088/0022-3727/42/14/145409.
- [139] S. Chen, K. C. Lukas, W. Liu, C. P. Opeil, G. Chen, and Z. Ren, "Effect of Hf concentration on thermoelectric properties of nanostructured N-type half-Heusler materials Hf<sub>x</sub>Zr<sub>1-x</sub>NiSn<sub>0.99</sub>Sb<sub>0.01</sub>," Adv. Energy Mater., vol. 3, no. 9, pp. 1210–1214, Sep. 2013, doi: 10.1002/aenm.201300336.
- [140] W. Liu *et al.*, "N-type thermoelectric material Mg<sub>2</sub>Sn<sub>0.75</sub>Ge<sub>0.25</sub> for high power generation," *Proc. Nat. Acad. Sci. USA*, vol. 112, no. 11, pp. 3269–3274, Mar. 2015, doi: 10.1073/pnas.1424388112.
- [141] L.-D. Zhao *et al.*, "Ultrahigh power factor and thermoelectric performance in hole-doped single-crystal SnSe," *Science*, vol. 351, no. 6269, pp. 141–144, Jan. 2016, doi: 10.1126/science.aad3749.
  [142] D. Wu *et al.*, "Origin of the high performance in GeTe-based thermo-
- [142] D. Wu *et al.*, "Origin of the high performance in GeTe-based thermoelectric materials upon Bi2Te3Doping," *J. Amer. Chem. Soc.*, vol. 136, no. 32, pp. 11412–11419, Aug. 2014, doi: 10.1021/ja504896a.
- [143] J. Sharp, A. Thompson, L. Trahey, and A. Stacy, "Measurement of thermoelectric nanowire array properties," in *Proc. 24th Int. Conf. Thermoelectr. (ICT)*, 2005, pp. 83–86, doi: 10.1109/ICT.2005.1519893.
  [144] P. R. Berger, N. K. Dutta, K. D. Choquette, G. Hasnain, and N.
- [144] P. R. Berger, N. K. Dutta, K. D. Choquette, G. Hasnain, and N. Chand, "Monolithically Peltier-cooled vertical-cavity surface-emitting lasers," *Appl. Phys. Lett.*, vol. 59, no. 1, pp. 117–119, Jul. 1991, doi: 10.1063/1.105547.
- [145] T. C. Harman, P. J. Taylor, M. P. Walsh, and B. E. LaForge, "Quantum dot superlattice thermoelectric materials and devices," *Science*, vol. 297, no. 5590, pp. 2229–2232, Sep. 2002, doi: 10.1126/ science.1072886.



Lakshmi Amulya Nimmagadda received the B.Tech. degree from IIT Madras, Chennai, India, in 2013, and the M.S. degree from Purdue University, West Lafayette, IN, USA, in 2017. She is currently pursuing the Ph.D. degree in mechanical engineering with the University of Illinois at Urbana-Champaign, Urbana, IL, USA.

Her current research focusses on thermoelectric transport in 2-D materials and transient thermoelectric cooling.

Rifat Mahmud received the B.S. and M.S. degrees

in mechanical engineering from the Bangladesh University of Engineering and Technology, Dhaka,

Bangladesh, in 2014 and 2017, respectively. He is

currently pursuing the Ph.D. degree with the Depart-

ment of Mechanical Science and Engineering, University of Illinois at Urbana-Champaign, Urbana,

His current research interests include energy trans-



IL, USA.



port in 2-D materials, thermal management of electronics, and thermal metrology.Sanjiv Sinha received the B.Tech. degree from IIT Delhi, New Delhi, India, in 1999, and the M.S. and

Ph.D. degrees from Stanford University, Stanford, CA, USA, in 2001 and 2005, respectively, all in mechanical engineering.

He worked as a Research Engineer with Intel Corporation, Intel Research, Berkeley, CA, and with UC Berkeley, Berkeley. He is currently an Associate Professor and the Associate Head for the Undergraduate Programs with the Mechanical Science and Engineering Department, University of Illinois at

Urbana-Champaign (UIUC), Urbana, IL, USA. His fundamental research interests are in thermal and electrothermal transport, nanoscale thermometry, and thermal energy systems with application areas that include waste heat recovery, energy conversion, thermal metrology, semiconductor devices, thermoelectric, and electronics cooling.

Dr. Sinha received the NSF-CAREER and the DARPA-YFA awards in his academic career.